News

Simulate EV12AQ600 ADC ESIstream serial interface

Learn how to simulate the EV12AQ600 ADC ESIstream serial interface using Vivado simulator and testbench available in each ESIstream package (KU FPGA, Versal ACAP…).

Learn about synchronization aspects and what the overall latency is made of.

EV12AQ600 ADC product webpage

ESIstream web site

Youtube video: Get started with the ESIstream serial interface of the EV12AQ600 ADC and a Xilinx FPGA

Youtube video: Start an ESIstream serial interface development with Versal ACAP and ADC EV12AQ600

VHDL design example user guide

White paper: Ease Design For Deterministic Latency In UltraFast Digitizing Systems

Contact us

Company *

Full Name *

Email Address *

Country *

US State *

Enquiry *

Verification *

Published 2022-06-23

Relevance: Semiconductors

Back to newsroom

Join our Mailing List

Subscribe to email announcements

Our Latest Tweets

Teledyne e2v Follow us on Twitter

| Teledyne e2v Semiconductors

News