Generate the DDR4 controller IP to interface Teledyne e2v DDR4 products with AMD Xilinx devices. In this short video, you will learn how to setup the DDR4 controller IP to interface the Teledyne e2v DDR4 products with the programmable logic of XILINX devices.
Watch this short video to see in practice the Teledyne e2v Radiation Tolerant DDR4 memory interfaced with a AMD XILINX Kintex Ultrascale FPGA KU115.
Please fill out & submit the form to receive an answer from our Sales Team or Application Engineers.
