News

Learn About ADX4 IP to Improve ADC RF Performance at Any Input Frequency and Temperature

This tutorial video explains how to create a Vivado project to implement ADX4 IP on a Kintex Ultrascale FPGA starting from a VHDL design example and using EV12AQ600-ADX-EVM demo board. This tutorial also delivers all steps to load the FPGA bitstream, retrieve sample data processed by the ADX4 IP using Vivado and analyze SFDR performance using a python Graphical User Interface (GUI).

For more info, please click the following links:
AX4 IP Teledyne SP Devices technical presentation and white paper 

EV12AQ600-ADX-EVM demo kit user guide

EV12AQ600 ADC product webpage

Contact Us
CAPTCHA
Change the CAPTCHA codeSpeak the CAPTCHA code
 
Published 2022-06-09
Relevance: Semiconductors