

T1040/T1020 QorIQ Integrated Multicore Communications Processor

Datasheet DS1147

FEATURES

- e5500 cores built on Power Architecture[®] technology,
 - T1040 has four cores and T1020 has two cores
 - Each core with a private 256KB L2 cache
- 256 KB shared L3 CoreNet platform cache (CPC)
- Hierarchical interconnect fabric
 - CoreNet Coherency manager supporting coherent and noncoherent transactions with prioritization and bandwidth allocation amongst CoreNet end-points
 - 150Gbps coherent read bandwidth
- One 32-/64-bit DDR3L/DDR4 SDRAM memory controllers

 ECC and interleaving support
- Data Path Acceleration Architecture (DPAA) incorporating acceleration for the following functions:
 - Packet parsing, classification, and distribution
 - Queue management for scheduling, packet sequencing, and congestion management
 - Hardware buffer management for buffer allocation and deallocation
 - Cryptography Acceleration
 - RegEx Pattern Matching Acceleration
 - IEEE Std 1588[™] support
- Integrated 8-port Gigabit Ethernet switch
 - 8K MAC addresses, 4K VLANs
 - Static Address provisioning
 - Dynamic learning of MAC addresses and aging
 - Policing with storm control and MC/BC protection
 - Link aggregation (IEEE Std 802.3ad)
 - Spanning Tree Protocol (STP, RSTP and MSTP)
 - Access Control List
 - VLAN editing, translation and remarking
 - Hierarchical QoS with DWRR scheduling
- Parallel Ethernet interfaces
 - Up to two RGMII interface
 - One MII interface
- Eight SerDes lanes for high-speed peripheral interfaces
 - Four PCI Express 2.0 controllers
 - Two Serial ATA (SATA 3Gb/s) controllers
 - Up to two QSGMII interface
 - Up to six SGMII interface supporting 1000 Mbps
 - Supports 1000Base-KX

- Additional peripheral interfaces
 - Two high-speed USB 2.0 controllers with integrated PHY
 - Enhanced secure digital host controller with support for high capacity memory card (SD/eSDHC/eMMC)
 - Enhanced Serial peripheral interface (eSPI)
 - Four I2C controllers
 - Two DUARTs
 - Integrated flash controller supporting NAND and NOR flash
 - Display interface unit (DIU) with 12-bit dual data rate
 - TDM Interface
 - Four GPIO controllers supporting up to 109 general purpose I/O signals
 - Two 8-channel DMA engines
 - Multicore programmable interrupt controller (MPIC)
- QUICC Engine block
 - 32-bit RISC controller for flexible support of the communications peripherals
 - Serial DMA channel for receive and transmit on all serial channels
 - Two universal communication controllers, supporting TDM, HDLC and UART
- 780 FC-PBGA package, 23 mm × 23 mm

OVERVIEW

The T1040 QorlQ advanced multicore processor combines four 64bit ISA Power Architecture[™] processor cores with high-performance data path acceleration and network and peripheral bus interfaces required for networking, telecom/datacom, wireless infrastructure, and military/aerospace applications.

This chip can be used for combined control, data path, and application layer processing in routers, switches, gateways, and generalpurpose embedded computing systems. Its high level of integration offers significant performance benefits compared to multiple discrete devices, while also simplifying board design.

This figure shows the block diagram of the chip.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

1. BLOCK DIAGRAM



Figure 1-2. T1020 Block diagram



Teledyne e2v Semiconductors SAS 2020

2. PIN ASSIGNMENTS

2.1 780 ball layout diagrams

This figure shows the complete view of the T1040 ball map diagram. Figure 2-2, Figure 2-3, Figure 2-4, and Figure 2-5 show quadrant views.













2.2 Pinout list

This table provides the pinout listing for the T1040 by bus. Primary functions are **bolded** in the table.

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes | | | |
|------------------------------|-----------------------|-----------------------|-------------|-------------------|------------|--|--|--|
| DDR SDRAM Memory Interface 1 | | | | | | | | |
| D1_MA00 | Address | V28 | 0 | G1V _{DD} | _ | | | |
| D1_MA01 | Address | N28 | 0 | G1V _{DD} | - | | | |
| D1_MA02 | Address | N27 | 0 | G1V _{DD} | _ | | | |
| D1_MA03 | Address | M28 | 0 | G1V _{DD} | _ | | | |
| D1_MA04 | Address | L27 | 0 | G1V _{DD} | _ | | | |
| D1_MA05 | Address | L28 | 0 | G1V _{DD} | _ | | | |
| D1_MA06 | Address | K28 | 0 | G1V _{DD} | - | | | |
| D1_MA07 | Address | J28 | 0 | G1V _{DD} | _ | | | |
| D1_MA08 | Address | J27 | 0 | G1V _{DD} | - | | | |
| D1_MA09 | Address | G27 | 0 | G1V _{DD} | - | | | |
| D1_MA10 | Address | Y27 | 0 | G1V _{DD} | - | | | |
| D1_MA11 | Address | H28 | 0 | G1V _{DD} | - | | | |
| D1_MA12 | Address | G28 | 0 | G1V _{DD} | - | | | |
| D1_MA13 | Address | AE28 | 0 | G1V _{DD} | - | | | |
| D1_MA14 | Address | E27 | 0 | G1V _{DD} | (26) | | | |
| D1_MA15 | Address | D28 | 0 | G1V _{DD} | (26) | | | |
| D1_MAPAR_ERR_B | Address Parity Error | F28 | Ι | G1V _{DD} | (1)(6)(26) | | | |
| D1_MAPAR_OUT | Address Parity Out | V27 | 0 | G1V _{DD} | (26) | | | |
| D1_MBA0 | Bank Select | Y28 | 0 | G1V _{DD} | - | | | |
| D1_MBA1 | Bank Select | W28 | 0 | $G1V_{DD}$ | - | | | |
| D1_MBA2 | Bank Select | E28 | 0 | $G1V_{DD}$ | (26) | | | |
| D1_MCAS_B | Column Address Strobe | AC28 | 0 | $G1V_{DD}$ | (26) | | | |
| D1_MCK0 | Clock | T27 | 0 | $G1V_{DD}$ | - | | | |
| D1_MCK1 | Clock | R27 | 0 | $G1V_{DD}$ | - | | | |
| D1_MCKE0 | Clock Enable | C27 | 0 | $G1V_{DD}$ | (2) | | | |
| D1_MCKE1 | Clock Enable | C28 | 0 | $G1V_{DD}$ | (2) | | | |
| D1_MCK0_B | Clock Complement | T28 | 0 | G1V _{DD} | - | | | |
| D1_MCK1_B | Clock Complement | R28 | 0 | $G1V_{DD}$ | - | | | |
| D1_MCS0_B | Chip Select | AB28 | 0 | G1V _{DD} | - | | | |
| D1_MCS1_B | Chip Select | AC27 | 0 | G1V _{DD} | - | | | |
| D1_MCS2_B | Chip Select | AG27 | 0 | G1V _{DD} | _ | | | |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|-----------|------------------------------|-----------------------|-------------|-------------------|---------|
| D1_MCS3_B | Chip Select | AF28 | 0 | G1V _{DD} | - |
| D1_MDIC0 | Driver Impedence Calibration | P28 | 10 | G1V _{DD} | (3) |
| D1_MDIC1 | Driver Impedence Calibration | U28 | 10 | G1V _{DD} | (3) |
| D1_MDM0 | Data Mask | B22 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM1 | Data Mask | C25 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM2 | Data Mask | F23 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM3 | Data Mask | К26 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM4 | Data Mask | U26 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM5 | Data Mask | Y24 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM6 | Data Mask | AD24 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM7 | Data Mask | AF24 | 0 | G1V _{DD} | (1)(26) |
| D1_MDM8 | Data Mask | N24 | 0 | G1V _{DD} | (1)(26) |
| D1_MDQ00 | Data | C21 | 10 | G1V _{DD} | - |
| D1_MDQ01 | Data | A22 | 10 | G1V _{DD} | - |
| D1_MDQ02 | Data | A26 | 10 | G1V _{DD} | - |
| D1_MDQ03 | Data | B26 | ю | $G1V_{DD}$ | - |
| D1_MDQ04 | Data | B21 | ю | G1V _{DD} | _ |
| D1_MDQ05 | Data | A21 | 10 | G1V _{DD} | - |
| D1_MDQ06 | Data | B24 | 10 | G1V _{DD} | _ |
| D1_MDQ07 | Data | A25 | 10 | G1V _{DD} | - |
| D1_MDQ08 | Data | C23 | 10 | G1V _{DD} | - |
| D1_MDQ09 | Data | C24 | 10 | G1V _{DD} | - |
| D1_MDQ10 | Data | F25 | 10 | G1V _{DD} | - |
| D1_MDQ11 | Data | F26 | 10 | G1V _{DD} | - |
| D1_MDQ12 | Data | D22 | 10 | G1V _{DD} | - |
| D1_MDQ13 | Data | D23 | 10 | G1V _{DD} | - |
| D1_MDQ14 | Data | B27 | 10 | G1V _{DD} | - |
| D1_MDQ15 | Data | E25 | 10 | G1V _{DD} | - |
| D1_MDQ16 | Data | E23 | 10 | G1V _{DD} | - |
| D1_MDQ17 | Data | E24 | 10 | G1V _{DD} | - |
| D1_MDQ18 | Data | J23 | 10 | G1V _{DD} | - |
| D1_MDQ19 | Data | К23 | 10 | G1V _{DD} | - |
| D1_MDQ20 | Data | F22 | 10 | G1V _{DD} | - |
| D1_MDQ21 | Data | H22 | 10 | G1V _{DD} | - |
| D1_MDQ22 | Data | H23 | 10 | G1V _{DD} | - |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--------------|--------------------|-----------------------|-------------|-------------------|-------|
| D1_MDQ23 | Data | J24 | 10 | G1V _{DD} | _ |
| D1_MDQ24 | Data | H26 | 10 | G1V _{DD} | _ |
| D1_MDQ25 | Data | J25 | 10 | G1V _{DD} | _ |
| D1_MDQ26 | Data | P26 | 10 | G1V _{DD} | _ |
| D1_MDQ27 | Data | N25 | 10 | G1V _{DD} | - |
| D1_MDQ28 | Data | G25 | 10 | G1V _{DD} | - |
| D1_MDQ29 | Data | H25 | 10 | G1V _{DD} | - |
| D1_MDQ30 | Data | M26 | 10 | G1V _{DD} | _ |
| D1_MDQ31 | Data | M25 | 10 | G1V _{DD} | _ |
| D1_MDQ32 | Data | T25 | 10 | G1V _{DD} | - |
| D1_MDQ33 | Data | U25 | 10 | G1V _{DD} | - |
| D1_MDQ34 | Data | AA26 | 10 | G1V _{DD} | - |
| D1_MDQ35 | Data | AA25 | 10 | G1V _{DD} | _ |
| D1_MDQ36 | Data | P25 | 10 | G1V _{DD} | _ |
| D1_MDQ37 | Data | R25 | 10 | G1V _{DD} | - |
| D1_MDQ38 | Data | W26 | 10 | G1V _{DD} | _ |
| D1_MDQ39 | Data | Y25 | 10 | G1V _{DD} | - |
| D1_MDQ40 | Data | V24 | 10 | G1V _{DD} | - |
| D1_MDQ41 | Data | W23 | 10 | G1V _{DD} | - |
| D1_MDQ42 | Data | AA22 | 10 | G1V _{DD} | - |
| D1_MDQ43 | Data | AC22 | 10 | $G1V_{DD}$ | - |
| D1_MDQ44 | Data | W22 | 10 | $G1V_{DD}$ | - |
| D1_MDQ45 | Data | V23 | 10 | $G1V_{DD}$ | - |
| D1_MDQ46 | Data | AB24 | 10 | $G1V_{DD}$ | - |
| D1_MDQ47 | Data | AB23 | 10 | G1V _{DD} | - |
| D1_MDQ48 | Data | AD26 | 10 | $G1V_{DD}$ | - |
| D1_MDQ49 | Data | AD25 | 10 | $G1V_{DD}$ | - |
| D1_MDQ50 | Data | AD23 | 10 | G1V _{DD} | - |
| D1_MDQ51 | Data | AE22 | 10 | $G1V_{DD}$ | - |
| D1_MDQ52 | Data | AB25 | 10 | G1V _{DD} | - |
| D1_MDQ53 | Data | AC25 | 10 | G1V _{DD} | - |
| D1_MDQ54 | Data | AC23 | 10 | $G1V_{DD}$ | - |
| D1_MDQ55 | Data | AE23 | 10 | G1V _{DD} | - |
| D1_MDQ56 | Data | AG25 | 10 | G1V _{DD} | - |
| D1_MDQ57 | Data | AH25 | 10 | G1V _{DD} | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|-------------|-----------------------|-----------------------|-------------|-------------------|-------|
| D1_MDQ58 | Data | AH22 | 10 | G1V _{DD} | _ |
| D1_MDQ59 | Data | AF22 | ю | G1V _{DD} | _ |
| D1_MDQ60 | Data | AF26 | ю | G1V _{DD} | - |
| D1_MDQ61 | Data | AH26 | ю | G1V _{DD} | - |
| D1_MDQ62 | Data | AH23 | Ю | G1V _{DD} | - |
| D1_MDQ63 | Data | AF23 | Ю | G1V _{DD} | - |
| D1_MDQS0 | Data Strobe | A24 | Ю | G1V _{DD} | - |
| D1_MDQ\$1 | Data Strobe | D26 | ю | G1V _{DD} | - |
| D1_MDQS2 | Data Strobe | G24 | ю | G1V _{DD} | _ |
| D1_MDQS3 | Data Strobe | L25 | ю | G1V _{DD} | - |
| D1_MDQS4 | Data Strobe | W25 | ю | G1V _{DD} | _ |
| D1_MDQS5 | Data Strobe | AA23 | ю | G1V _{DD} | _ |
| D1_MDQS6 | Data Strobe | AE25 | 10 | G1V _{DD} | _ |
| D1_MDQS7 | Data Strobe | AG24 | ю | G1V _{DD} | _ |
| D1_MDQS8 | Data Strobe | R23 | ю | G1V _{DD} | _ |
| D1_MDQS0_B | Data Strobe | A23 | ю | G1V _{DD} | _ |
| D1_MDQS1_B | Data Strobe | D25 | ю | G1V _{DD} | _ |
| D1_MDQS2_B | Data Strobe | G23 | ю | G1V _{DD} | - |
| D1_MDQS3_B | Data Strobe | K25 | 10 | G1V _{DD} | _ |
| D1_MDQS4_B | Data Strobe | V25 | ю | G1V _{DD} | - |
| D1_MDQS5_B | Data Strobe | Y23 | ю | G1V _{DD} | - |
| D1_MDQS6_B | Data Strobe | AF25 | 10 | G1V _{DD} | _ |
| D1_MDQ\$7_B | Data Strobe | AH24 | ю | G1V _{DD} | - |
| D1_MDQS8_B | Data Strobe | P23 | ю | G1V _{DD} | - |
| D1_MECC0 | Error Correcting Code | L24 | 10 | G1V _{DD} | _ |
| D1_MECC1 | Error Correcting Code | N23 | 10 | G1V _{DD} | - |
| D1_MECC2 | Error Correcting Code | T23 | ю | G1V _{DD} | - |
| D1_MECC3 | Error Correcting Code | U23 | ю | G1V _{DD} | - |
| D1_MECC4 | Error Correcting Code | L23 | ю | $G1V_{DD}$ | - |
| D1_MECC5 | Error Correcting Code | M23 | ю | $G1V_{DD}$ | - |
| D1_MECC6 | Error Correcting Code | R24 | ю | $G1V_{DD}$ | - |
| D1_MECC7 | Error Correcting Code | T24 | ю | G1V _{DD} | - |
| D1_MODT0 | On Die Termination | AD28 | 0 | G1V _{DD} | (2) |
| D1_MODT1 | On Die Termination | AE27 | 0 | G1V _{DD} | (2) |
| D1_MRAS_B | Row Address Strobe | AA28 | 0 | G1V _{DD} | (26) |

Table 2-1.Pinout list by bus (Continued)

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|-----------------------------|-----------------------------|-----------------------|-------------|-------------------|--------|
| D1_MWE_B | Write Enable | AB27 | 0 | G1V _{DD} | (26) |
| TEST_OUT0 | Test Signal | H21 | 0 | G1V _{DD} | (12) |
| TEST_OUT1 | Test Signal | F21 | 0 | G1V _{DD} | (12) |
| TEST_OUT2 | Test Signal | W21 | 0 | G1V _{DD} | (12) |
| TEST_OUT3 | Test Signal | V21 | 0 | G1V _{DD} | (12) |
| TEST_OUT4 | Test Signal | K22 | 0 | G1V _{DD} | (12) |
| TEST_OUT5 | Test Signal | M22 | 0 | G1V _{DD} | (12) |
| TEST_OUT6 | Test Signal | U22 | 0 | G1V _{DD} | (12) |
| TEST_OUT7 | Test Signal | P22 | 0 | G1V _{DD} | (12) |
| TEST_OUT8 | Test Signal | Y21 | 0 | G1V _{DD} | (12) |
| | Integrated Flash Controller | | | | |
| IFC_A16 | IFC Address | C5 | 0 | OV _{DD} | (1)(5) |
| IFC_A17 | IFC Address | C6 | 0 | OV _{DD} | (1)(5) |
| IFC_A18 | IFC Address | D7 | 0 | OV _{DD} | (1)(5) |
| IFC_A19 | IFC Address | C7 | 0 | OV _{DD} | (1)(5) |
| IFC_A20 | IFC Address | D8 | 0 | OV _{DD} | (1)(5) |
| IFC_A21/cfg_dram_type | IFC Address | C8 | 0 | OV _{DD} | (1)(4) |
| IFC_A22 | IFC Address | D9 | 0 | OV _{DD} | (1) |
| IFC_A23 | IFC Address | С9 | 0 | OV _{DD} | (1) |
| IFC_A24 | IFC Address | D10 | 0 | OV _{DD} | (1) |
| IFC_A25/GPIO2_25/ IFC_WP1_B | IFC Address | C10 | 0 | OV _{DD} | (1) |
| IFC_A26/GPIO2_26/ IFC_WP2_B | IFC Address | E11 | 0 | OV _{DD} | (1) |
| IFC_A27/GPIO2_27/ IFC_WP3_B | IFC Address | C11 | 0 | OV _{DD} | (1) |
| IFC_A28/GPIO2_28 | IFC Address | D11 | 0 | OV _{DD} | (1) |
| IFC_A29/GPIO2_29/ IFC_RB2_B | IFC Address | C12 | 0 | OV _{DD} | (1) |
| IFC_A30/GPIO2_30/ IFC_RB3_B | IFC Address | D12 | 0 | OV _{DD} | (1) |
| IFC_A31/GPIO2_31/ IFC_RB4_B | IFC Address | E12 | 0 | OV _{DD} | (1) |
| IFC_AD00/cfg_gpinput0 | IFC Address / Data | A4 | 10 | OV _{DD} | (4) |
| IFC_AD01/cfg_gpinput1 | IFC Address / Data | B5 | ю | OV _{DD} | (4) |
| IFC_AD02/cfg_gpinput2 | IFC Address / Data | A5 | 10 | OV _{DD} | (4) |
| IFC_AD03/cfg_gpinput3 | IFC Address / Data | B6 | 10 | OV _{DD} | (4) |
| IFC_AD04/cfg_gpinput4 | IFC Address / Data | A6 | 10 | OV _{DD} | (4) |
| IFC_AD05/cfg_gpinput5 | IFC Address / Data | A7 | 10 | OV _{DD} | (4) |
| IFC_AD06/cfg_gpinput6 | IFC Address / Data | B8 | 10 | OV _{DD} | (4) |
| IFC_AD07/cfg_gpinput7 | IFC Address / Data | A8 | 10 | OV _{DD} | (4) |

12

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--------------------------------------|---------------------------------|-----------------------|-------------|------------------|---------|
| IFC_AD08/cfg_rcw_src0 | IFC Address / Data | В9 | 10 | OV _{DD} | (4) |
| IFC_AD09/cfg_rcw_src1 | IFC Address / Data | A9 | 10 | OV _{DD} | (4) |
| IFC_AD10/cfg_rcw_src2 | IFC Address / Data | A10 | ю | OV _{DD} | (4) |
| IFC_AD11/cfg_rcw_src3 | IFC Address / Data | B11 | 10 | OV _{DD} | (4) |
| IFC_AD12/cfg_rcw_src4 | IFC Address / Data | A11 | ю | OV _{DD} | (4) |
| IFC_AD13/cfg_rcw_src5 | IFC Address / Data | B12 | ю | OV _{DD} | (4) |
| IFC_AD14/cfg_rcw_src6 | IFC Address / Data | A12 | 10 | OV _{DD} | (4) |
| IFC_AD15/cfg_rcw_src7 | IFC Address / Data | A13 | ю | OV _{DD} | (4) |
| IFC_AVD | IFC Address Valid | D17 | 0 | OV _{DD} | (1)(5) |
| IFC_BCTL | IFC Buffer control | A14 | 0 | OV _{DD} | (1) |
| IFC_CLE/cfg_rcw_src8 | IFC Command Latch Enable | F16 | 0 | OV _{DD} | (1)(4) |
| IFC_CLK0 | IFC Clock | A17 | 0 | OV _{DD} | (1) |
| IFC_CLK1 | IFC Clock | A19 | 0 | OV _{DD} | (1) |
| IFC_CS0_B | IFC Chip Select | C13 | 0 | OV _{DD} | (1)(6) |
| IFC_CS1_B/GPIO2_10 | IFC Chip Select | E15 | 0 | OV _{DD} | (1)(6) |
| IFC_CS2_B/GPIO2_11 | IFC Chip Select | D16 | 0 | OV _{DD} | (1)(6) |
| IFC_CS3_B/GPIO2_12 | IFC Chip Select | C16 | 0 | OV _{DD} | (1)(6) |
| IFC_CS4_B/GPIO1_09 | IFC Chip Select | E17 | 0 | OV _{DD} | (1)(6) |
| IFC_CS5_B/GPIO1_10 | IFC Chip Select | C17 | 0 | OV _{DD} | (1)(6) |
| IFC_CS6_B/GPIO1_11 | IFC Chip Select | D18 | 0 | OV _{DD} | (1)(6) |
| IFC_CS7_B/GPIO1_12 | IFC Chip Select | C19 | 0 | OV _{DD} | (1)(6) |
| IFC_NDDDR_CLK | IFC NAND DDR Clock | D14 | 0 | OV _{DD} | (1) |
| IFC_NDDQS | IFC DQS Strobe | A16 | ю | OV _{DD} | - |
| IFC_OE_B/cfg_eng_use1 | IFC Output Enable | D15 | 0 | OV _{DD} | (1)(22) |
| IFC_PAR0/GPIO2_13 | IFC Address & Data Parity | C15 | ю | OV _{DD} | - |
| IFC_PAR1/GPIO2_14 | IFC Address & Data Parity | C14 | ю | OV _{DD} | - |
| IFC_PERR_B/GPIO2_15 | IFC Parity Error | E14 | I | OV _{DD} | (1)(6) |
| IFC_RB2_B/ IFC_A29 / GPIO2_29 | IFC Ready / Busy CS 2 | C12 | I | OV _{DD} | (1) |
| IFC_RB3_B/ IFC_A30 / GPIO2_30 | IFC Ready / Busy CS 3 | D12 | I | OV _{DD} | (1) |
| IFC_RB4_B/ IFC_A31 / GPIO2_31 | IFC Ready / Busy CS 4 | E12 | I | OV _{DD} | (1) |
| IFC_RB0_B | IFC Ready / Busy CSO | B15 | I | OV _{DD} | (6) |
| IFC_RB1_B | IFC Ready / Busy CS1 | A15 | I | OV _{DD} | (6) |
| IFC_TE/cfg_ifc_te | IFC External Transceiver Enable | B14 | 0 | OV _{DD} | (1)(4) |
| IFC_WE0_B/cfg_eng_use0 | IFC Write Enable | D13 | 0 | OV _{DD} | (1)(22) |
| IFC_WP1_B/ IFC_A25 / GPIO2_25 | IFC Write Protect | C10 | 0 | OV _{DD} | (1) |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---|-----------------------------|-----------------------|-------------|------------------|---------|
| IFC_WP2_B/ IFC_A26 / GPIO2_26 | IFC Write Protect | E11 | 0 | OV _{DD} | (1) |
| IFC_WP3_B/ IFC_A27 / GPIO2_27 | IFC Write Protect | C11 | 0 | OV _{DD} | (1) |
| IFC_WP0_B/cfg_eng_use2 | IFC Write Protect | F17 | 0 | OV _{DD} | (1)(22) |
| | DUART | 1 | | l | |
| UART1_CTS_B/GPIO1_21/ UART3_SIN | Clear To Send | Y2 | I | DV _{DD} | (1) |
| UART1_RTS_B/GPIO1_19/ UART3_SOUT | Ready to Send | Y1 | 0 | DV _{DD} | (1) |
| UART1_SIN/GPIO1_17 | Receive Data | AA1 | I | DV _{DD} | (1) |
| UART1_SOUT/GPIO1_15 | Transmit Data | AA2 | 0 | DV _{DD} | (1) |
| UART2_CTS_B/GPIO1_22/ UART4_SIN | Clear To Send | Y4 | I | DV _{DD} | (1) |
| UART2_RTS_B/GPIO1_20/ UART4_SOUT | Ready to Send | V4 | 0 | DV _{DD} | (1) |
| UART2_SIN/GPIO1_18 | Receive Data | W4 | I | DV _{DD} | (1) |
| UART2_SOUT/GPIO1_16 | Transmit Data | AA4 | 0 | DV _{DD} | (1) |
| UART3_SIN/ UART1_CTS_B / GPIO1_21 | Receive Data | Y2 | I | DV _{DD} | (1) |
| UART3_SOUT/ UART1_RTS_B/GPIO1_19 | Transmit Data | Y1 | 0 | DV _{DD} | (1) |
| UART4_SIN/ UART2_CTS_B / GPIO1_22 | Receive Data | Y4 | I | DV _{DD} | (1) |
| UART4_SOUT/ UART2_RTS_B/GPIO1_20 | Transmit Data | V4 | 0 | DV _{DD} | (1) |
| | I2C | | | | |
| IIC1_SCL | Serial Clock (supports PBL) | W1 | 10 | DV _{DD} | (7)(8) |
| IIC1_SDA | Serial Data (supports PBL) | V1 | 10 | DV _{DD} | (7)(8) |
| IIC2_SCL | Serial Clock | V3 | 10 | DV _{DD} | (7)(8) |
| IIC2_SDA | Serial Data | Y3 | 10 | DV _{DD} | (7)(8) |
| | eSPI Interface | | | | |
| SPI_CLK | SPI Clock | N1 | 0 | CV _{DD} | (1) |
| SPI_CS0_B/GPIO2_00/ SDHC_DAT4 | SPI Chip Select | M1 | 0 | CV _{DD} | (1) |
| SPI_CS1_B/GPIO2_01/ SDHC_DAT5/ SDHC_CMD_DIR | SPI Chip Select | M2 | 0 | CV _{DD} | (1) |
| SPI_CS2_B/GPIO2_02/ SDHC_DAT6/ SDHC_DAT0_DIR | SPI Chip Select | M3 | 0 | CV _{DD} | (1) |
| SPI_CS3_B/GPIO2_03/ SDHC_DAT7/ SDHC_DAT123_DIR/ SDHC_CLK_SYNC_OUT | SPI Chip Select | N3 | 0 | CV _{DD} | (1) |
| SPI_MISO | Master In Slave Out | P1 | I | CV _{DD} | (1) |
| SPI_MOSI | Master Out Slave In | P2 | ю | CV _{DD} | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes | | |
|---|-----------------------------|-----------------------|-------------|-------------------|-----------|--|--|
| Programmable Interrupt Controller | | | | | | | |
| IRQ00 | External Interrupt | F7 | I | O1V _{DD} | (1) | | |
| IRQ01 | External Interrupt | D3 | I | O1V _{DD} | (1) | | |
| IRQ02 | External Interrupt | E9 | I | O1V _{DD} | (1) | | |
| IRQ03/GPIO1_23/SDHC_VS | External Interrupt | D1 | I | O1V _{DD} | (1) | | |
| IRQ04/GPIO1_24 | External Interrupt | D4 | I | O1V _{DD} | (1) | | |
| IRQ05/GPIO1_25 | External Interrupt | D5 | I | O1V _{DD} | (1) | | |
| IRQ06/GPIO1_26 | External Interrupt | AB4 | I | L1V _{DD} | (1) | | |
| IRQ07/GPIO1_27 | External Interrupt | AD5 | I | L1V _{DD} | (1) | | |
| IRQ08/GPIO1_28 | External Interrupt | AB1 | I | L1V _{DD} | (1) | | |
| IRQ09/GPIO1_29 | External Interrupt | AC5 | I | L1V _{DD} | (1) | | |
| IRQ10/GPIO1_30/ SDHC_CLK_SYNC_IN | External Interrupt | L4 | I | CV _{DD} | (1) | | |
| IRQ11/GPIO1_31 | External Interrupt | U3 | I | DV _{DD} | (1) | | |
| IRQ_OUT_B/EVT9_B | Interrupt Output | A3 | 0 | O1V _{DD} | (1)(6)(7) | | |
| Trust | | | | | | | |
| TMP_DETECT_B | Tamper Detect | F19 | I | OV _{DD} | (1) | | |
| System Control | | | | | | | |
| HRESET_B | Hard Reset | E8 | ю | O1V _{DD} | (7)(27) | | |
| PORESET_B | Power On Reset | F13 | I | O1V _{DD} | (26) | | |
| RESET_REQ_B | Reset Request (POR or Hard) | B3 | 0 | O1V _{DD} | (1)(5) | | |
| | Power Management | | | | | | |
| ASLEEP/GPO1_13 | Asleep | B2 | 0 | O1V _{DD} | (1) | | |
| | SYSCLK | | | | | | |
| SYSCLK | System Clock | G15 | I | O1V _{DD} | (17) | | |
| | DDR Clocking | | | | | | |
| DDRCLK | DDR Controller Clock | J21 | I | OV _{DD} | (17) | | |
| | RTC | | | | | | |
| RTC/GPIO1_14 | Real Time Clock | B17 | I | OV _{DD} | (1) | | |
| | Debug | | | | | | |
| CKSTP_OUT_B | Checkstop Out | F18 | 0 | OV _{DD} | (1)(6)(7) | | |
| CLK_OUT | Clock Out | E6 | 0 | O1V _{DD} | _ | | |
| EVT5_B/ IIC4_SCL /GPIO4_02/ DIU_HSYNC | Event 5 | AA3 | Ю | DV _{DD} | _ | | |
| EVT6_B/ IIC4_SDA /GPIO4_03/ DIU_VSYNC | Event 6 | AB3 | Ю | DV _{DD} | - | | |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes | | |
|--|---------------------------------------|-----------------------|-------------|----------------------|---------|--|--|
| EVT7_B/ DMA2_DACK0_B / GPIO4_08/TDM_RFS | Event 7 | AA5 | Ю | DV _{DD} | - | | |
| EVT8_B/ DMA2_DDONE0_B / GPIO4_09/TDM_RCK | Event 8 | Y5 | Ю | DV _{DD} | _ | | |
| EVT9_B/ IRQ_OUT_B | Event 9 | A3 | ю | O1V _{DD} | _ | | |
| EVT0_B | Event 0 | D6 | 10 | O1V _{DD} | (9) | | |
| EVT1_B | Event 1 | C4 | 10 | O1V _{DD} | _ | | |
| EVT2_B | Event 2 | C1 | 10 | O1V _{DD} | (6)(22) | | |
| EVT3_B | Event 3 | C2 | 10 | O1V _{DD} | - | | |
| EVT4_B | Event 4 | C3 | 10 | O1V _{DD} | _ | | |
| | DFT | | | | | | |
| SCAN_MODE_B | Reserved | F9 | Ι | O1V _{DD} | (10) | | |
| TEST_SEL_B | Reserved | G8 | Ι | O1V _{DD} | (23) | | |
| JTAG | | | | | | | |
| тск | Test Clock | E18 | I | OV _{DD} | - | | |
| тді | Test Data In | A18 | I | OV _{DD} | (9) | | |
| TDO | Test Data Out | C18 | 0 | OV _{DD} | - | | |
| тмѕ | Test Mode Select | B18 | I | OV _{DD} | (9) | | |
| TRST_B | Test Reset | D19 | Ι | OV _{DD} | (9) | | |
| | Analog Signals | | | | | | |
| D1_MVREF | SSTL Reference Voltage | F20 | 10 | G1V _{DD} /2 | - | | |
| D1_TPA | Reserved for internal use only | J20 | ю | _ | (12) | | |
| FA_ANALOG_G_V | Reserved for internal use only | C20 | ю | _ | (15) | | |
| FA_ANALOG_PIN | Reserved for internal use only | B20 | ю | _ | (15) | | |
| SPARE1 | Reserved for internal use only | G6 | - | _ | (12) | | |
| SPARE2 | Reserved for internal use only | H6 | - | _ | (12) | | |
| SPARE3 | Reserved for internal use only | JG | - | _ | (12) | | |
| TD1_ANODE | Thermal diode anode | E21 | ю | | (19) | | |
| TD1_CATHODE | Thermal diode cathode | G21 | ю | | (19) | | |
| TH_TPA | Reserved for internal use only | F10 | - | _ | (12) | | |
| | Serdes 1 | | | | | | |
| SD1_IMP_CAL_RX | SerDes Receive Impedence Calibration | AA12 | I | S1V _{DD} | (11) | | |
| SD1_IMP_CAL_TX | SerDes Transmit Impedance Calibration | Y20 | I | X1V _{DD} | (16) | | |
| SD1_PLL1_TPA | Reserved for internal use only | Y15 | 0 | AVDD_SD1_PLL1 | (12) | | |
| SD1_PLL1_TPD | Reserved for internal use only | AB15 | 0 | X1V _{DD} | (12) | | |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|----------------|---|-----------------------|-------------|-------------------|-------|
| SD1_PLL2_TPA | Reserved for internal use only | Y19 | 0 | AVDD_SD1_PLL2 | (12) |
| SD1_PLL2_TPD | Reserved for internal use only | AB19 | 0 | X1V _{DD} | (12) |
| SD1_REF_CLK1_N | SerDes PLL 1 Reference Clock Complement | AA14 | I | S1V _{DD} | _ |
| SD1_REF_CLK1_P | SerDes PLL 1 Reference Clock | AB14 | I | S1V _{DD} | _ |
| SD1_REF_CLK2_N | SerDes PLL 2 Reference Clock Complement | AA18 | I | S1V _{DD} | - |
| SD1_REF_CLK2_P | SerDes PLL 2 Reference Clock | AB18 | I | S1V _{DD} | - |
| SD1_RX0_N | SerDes Receive Data (negative) | AG10 | - | S1V _{DD} | - |
| SD1_RX0_P | SerDes Receive Data (positive) | AH10 | - | S1V _{DD} | - |
| SD1_RX1_N | SerDes Receive Data (negative) | AG11 | I | S1V _{DD} | _ |
| SD1_RX1_P | SerDes Receive Data (positive) | AH11 | Ι | S1V _{DD} | - |
| SD1_RX2_N | SerDes Receive Data (negative) | AG13 | Ι | S1V _{DD} | _ |
| SD1_RX2_P | SerDes Receive Data (positive) | AH13 | Ι | S1V _{DD} | - |
| SD1_RX3_N | SerDes Receive Data (negative) | AG14 | Ι | S1V _{DD} | _ |
| SD1_RX3_P | SerDes Receive Data (positive) | AH14 | Ι | S1V _{DD} | _ |
| SD1_RX4_N | SerDes Receive Data (negative) | AG16 | I | S1V _{DD} | - |
| SD1_RX4_P | SerDes Receive Data (positive) | AH16 | Ι | S1V _{DD} | - |
| SD1_RX5_N | SerDes Receive Data (negative) | AG17 | Ι | S1V _{DD} | _ |
| SD1_RX5_P | SerDes Receive Data (positive) | AH17 | I | S1V _{DD} | - |
| SD1_RX6_N | SerDes Receive Data (negative) | AG19 | Ι | S1V _{DD} | - |
| SD1_RX6_P | SerDes Receive Data (positive) | AH19 | Ι | S1V _{DD} | - |
| SD1_RX7_N | SerDes Receive Data (negative) | AG20 | I | S1V _{DD} | - |
| SD1_RX7_P | SerDes Receive Data (positive) | AH20 | Ι | S1V _{DD} | - |
| SD1_TX0_N | SerDes Transmit Data (negative) | AE10 | 0 | X1V _{DD} | - |
| SD1_TX0_P | SerDes Transmit Data (positive) | AD10 | 0 | X1V _{DD} | - |
| SD1_TX1_N | SerDes Transmit Data (negative) | AE11 | 0 | X1V _{DD} | - |
| SD1_TX1_P | SerDes Transmit Data (positive) | AD11 | 0 | X1V _{DD} | - |
| SD1_TX2_N | SerDes Transmit Data (negative) | AE13 | 0 | X1V _{DD} | - |
| SD1_TX2_P | SerDes Transmit Data (positive) | AD13 | 0 | X1V _{DD} | - |
| SD1_TX3_N | SerDes Transmit Data (negative) | AE14 | 0 | X1V _{DD} | - |
| SD1_TX3_P | SerDes Transmit Data (positive) | AD14 | 0 | X1V _{DD} | - |
| SD1_TX4_N | SerDes Transmit Data (negative) | AE16 | 0 | X1V _{DD} | - |
| SD1_TX4_P | SerDes Transmit Data (positive) | AD16 | 0 | X1V _{DD} | - |
| SD1_TX5_N | SerDes Transmit Data (negative) | AE17 | 0 | X1V _{DD} | - |
| SD1_TX5_P | SerDes Transmit Data (positive) | AD17 | 0 | X1V _{DD} | - |
| SD1_TX6_N | SerDes Transmit Data (negative) | AE19 | 0 | X1V _{DD} | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---|--------------------------------------|-----------------------|-------------|----------------------|-------|
| SD1_TX6_P | SerDes Transmit Data (positive) | AD19 | 0 | X1V _{DD} | - |
| SD1_TX7_N | SerDes Transmit Data (negative) | AE20 | 0 | X1V _{DD} | - |
| SD1_TX7_P | SerDes Transmit Data (positive) | AD20 | 0 | X1V _{DD} | _ |
| | USB PHY 1 & 2 | | I | I | I |
| USB1_DRVVBUS | USB PHY Digital signal – Drive VBUS | F6 | 0 | USB_HV _{DD} | - |
| USB1_PWRFAULT | USB PHY Digital signal – Power Fault | F5 | I | USB_HV _{DD} | - |
| USB1_UDM | USB PHY Data Minus | F2 | ю | USB_HV _{DD} | _ |
| USB1_UDP | USB PHY Data Plus | F1 | ю | USB_HV _{DD} | _ |
| USB1_UID | USB PHY ID Detect | F4 | I | USB_OV _{DD} | _ |
| USB1_VBUSCLMP | USB PHY VBUS | E4 | I | USB_HV _{DD} | _ |
| USB2_DRVVBUS | USB PHY Digital signal – Drive VBUS | J5 | 0 | USB_HV _{DD} | _ |
| USB2_PWRFAULT | USB PHY Digital signal – Power Fault | H5 | I | USB_HV _{DD} | - |
| USB2_UDM | USB PHY Data Minus | H2 | 10 | USB_HV _{DD} | _ |
| USB2_UDP | USB PHY Data Plus | H1 | 10 | USB_HV _{DD} | - |
| USB2_UID | USB PHY ID Detect | H4 | I | USB_OV _{DD} | - |
| USB2_VBUSCLMP | USB PHY VBUS | J4 | I | USB_HV _{DD} | - |
| USB_IBIAS_REXT | USB PHY Impedance Calibration | G4 | ю | USB_OV _{DD} | (20) |
| | IEEE1588 | | | | · |
| TSEC_1588_ALARM_OUT1/ GPIO3_03 | Alarm Out 1 | AF5 | 0 | LV _{DD} | (1) |
| TSEC_1588_ALARM_OUT2/ GPIO3_04/EMI1_MDC | Alarm Out 2 | AC7 | 0 | LV _{DD} | (1) |
| TSEC_1588_CLK_IN/ GPIO3_00 | Clock In | AC8 | Ι | LV _{DD} | (1) |
| TSEC_1588_CLK_OUT/ GPIO3_05 | Clock Out | AD7 | 0 | LV _{DD} | (1) |
| TSEC_1588_PULSE_OUT1/ GPIO3_06 | Pulse Out 1 | AE6 | 0 | LV _{DD} | (1) |
| TSEC_1588_PULSE_OUT2/ GPIO3_07 | Pulse Out 2 | AD8 | 0 | LV _{DD} | (1) |
| TSEC_1588_TRIG_IN1/ GPIO3_01 | Trigger In 1 | AB6 | Ι | LV _{DD} | (1) |
| TSEC_1588_TRIG_IN2/ GPIO3_02/EMI1_MDIO | Trigger In 2 | AE5 | I | LV _{DD} | (1) |
| | Ethernet Management Interface | e 1 | | | |
| EMI1_MDC | Management Data Clock | AH3 | 0 | L1V _{DD} | - |
| EMI1_MDC/ TSEC_1588_ALARM_OUT2/ GPIO3_04 | Management Data Clock | AC7 | 0 | LV _{DD} | (1) |
| EMI1_MDIO | Management Data In/Out | AH4 | ю | L1V _{DD} | - |
| EMI1_MDIO/ TSEC_1588_TRIG_IN2/ GPIO3_02 | Management Data In/Out | AE5 | Ю | LV _{DD} | _ |
| | | | | | |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes | | | |
|--|--------------------|-----------------------|-------------|-------------------|---------|--|--|--|
| Ethernet controller 1 and GPIO | | | | | | | | |
| EC1_COL/GPIO3_10/ MII_COL/MAC2_MII_COL | Collison Detect | AC1 | Ю | L1V _{DD} | - | | | |
| EC1_GTX_CLK/GPIO3_16/MII_TX_CLK/ MAC2_GTX_CLK/ MAC2_MII_TX_CLK | Transmit Clock Out | AF3 | 0 | L1V _{DD} | (1) | | | |
| EC1_GTX_CLK125/ GPIO3_17/MII_CRS/ MAC2_GTX_CLK125/ MAC2_MII_CRS | Reference Clock | AG3 | I | L1V _{DD} | (1) | | | |
| EC1_RXD0/GPIO3_21/ MII_RXD0/MAC2_RXD0/ MAC2_MII_RXD0 | Receive Data | AF2 | I | L1V _{DD} | (1) | | | |
| EC1_RXD1/GPIO3_20/ MII_RXD1/MAC2_RXD1/ MAC2_MII_RXD1 | Receive Data | AF1 | I | L1V _{DD} | (1) | | | |
| EC1_RXD2/GPIO3_19/ MII_RXD2/MAC2_RXD2/ MAC2_MII_RXD2 | Receive Data | AE1 | I | L1V _{DD} | (1) | | | |
| EC1_RXD3/GPIO3_18/ MII_RXD3/MAC2_RXD3/ MAC2_MII_RXD3 | Receive Data | AD2 | I | L1V _{DD} | (1) | | | |
| EC1_RX_CLK/GPIO3_23/ MII_RX_CLK/MAC2_RX_CLK/ MAC2_MII_RX_CLK | Receive Clock | AD1 | I | L1V _{DD} | (1) | | | |
| EC1_RX_CTL/GPIO3_22/ MII_RX_DV/MAC2_RX_CTL/ MAC2_MII_RX_DV | Receive Data Valid | AG2 | I | L1V _{DD} | (1) | | | |
| EC1_RX_ER/GPIO3_09/ MII_RX_ER/ MAC2_MII_RX_ER | Receive Error | AC2 | Ю | L1V _{DD} | - | | | |
| EC1_TXD0/GPIO3_14/ MII_TXD0/MAC2_TXD0/ MAC2_MII_TXD0 | Transmit Data | AE3 | 0 | L1V _{DD} | (1) | | | |
| EC1_TXD1/GPIO3_13/ MII_TXD1/MAC2_TXD1/ MAC2_MII_TXD1 | Transmit Data | AE4 | 0 | L1V _{DD} | (1) | | | |
| EC1_TXD2/GPIO3_12/ MII_TXD2/MAC2_TXD2/ MAC2_MII_TXD2 | Transmit Data | AD3 | 0 | L1V _{DD} | (1) | | | |
| EC1_TXD3/GPIO3_11/ MII_TXD3/MAC2_TXD3/ MAC2_MII_TXD3 | Transmit Data | AC3 | 0 | L1V _{DD} | (1) | | | |
| EC1_TX_CTL/GPIO3_15/ MII_TX_EN/MAC2_TX_CTL/ MAC2_MII_TX_EN | Transmit Enable | AF4 | 0 | L1V _{DD} | (1)(14) | | | |
| EC1_TX_ER/GPIO3_08/ MII_TX_ER/ MAC2_MII_TX_ER | Transmit Error | AC4 | Ю | L1V _{DD} | (14) | | | |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes | | | |
|---|---|-----------------------|-------------|-------------------|---------|--|--|--|
| | Ethernet controller 2 and GPIO |) | | | | | | |
| EC2_GTX_CLK/GPIO4_28 | Transmit Clock Out | AE8 | 0 | LV _{DD} | (1) | | | |
| EC2_GTX_CLK125/GPIO4_29 | Reference Clock | AC6 | I | LV _{DD} | (1) | | | |
| EC2_RXD0/GPIO3_31 | Receive Data | AH8 | - | LV _{DD} | (1) | | | |
| EC2_RXD1/GPIO3_30 | Receive Data | AG7 | Ι | LV _{DD} | (1) | | | |
| EC2_RXD2/GPIO3_29 | Receive Data | AH7 | Ι | LV _{DD} | (1) | | | |
| EC2_RXD3/GPIO3_28 | Receive Data | AH6 | - | LV _{DD} | (1) | | | |
| EC2_RX_CLK/GPIO4_31 | Receive Clock | AH5 | Ι | LV _{DD} | (1) | | | |
| EC2_RX_CTL/GPIO4_30 | Receive Data Valid | AG8 | Ι | LV _{DD} | (1) | | | |
| EC2_TXD0/GPIO3_27 | Transmit Data | AE7 | 0 | LV _{DD} | (1) | | | |
| EC2_TXD1/GPIO3_26 | Transmit Data | AF7 | 0 | LV _{DD} | (1) | | | |
| EC2_TXD2/GPIO3_25 | Transmit Data | AF6 | 0 | LV _{DD} | (1) | | | |
| EC2_TXD3/GPIO3_24 | Transmit Data | AG5 | 0 | LV _{DD} | (1) | | | |
| EC2_TX_CTL/GPIO4_27 | Transmit Enable | AF8 | 0 | LV _{DD} | (1)(14) | | | |
| DSYSCLK | | | | | | | | |
| DIFF_SYSCLK | "Single Oscillator Source" Reference Clock Differential (positive) | G14 | Ι | $O1V_{DD}$ | (18) | | | |
| DIFF_SYSCLK_B | "Single Oscillator Source" Reference Clock Differential (negative) | F14 | I | O1V _{DD} | (18) | | | |
| | USB Clocking | | | | | | | |
| USBCLK | USB PHY Clock In | F8 | Ι | O1V _{DD} | (17) | | | |
| | I2C 3 & 4 | | | | | | | |
| IIC3_SCL/GPIO4_00 | Serial Clock | V2 | 10 | DV _{DD} | (7)(8) | | | |
| IIC3_SDA/GPIO4_01 | Serial Data | W3 | 10 | DV _{DD} | (7)(8) | | | |
| IIC4_SCL/GPIO4_02/EVT5_B/ DIU_HSYNC | Serial Clock | AA3 | Ю | DV _{DD} | (7)(8) | | | |
| IIC4_SDA/GPIO4_03/EVT6_B/ DIU_VSYNC | Serial Data | AB3 | 10 | DV _{DD} | (7)(8) | | | |
| | DMA | L | | | | | | |
| DMA1_DACK0_B/GPIO4_05/ TDM_TFS | DMA1 channel 0 acknowledge | U5 | 0 | DV _{DD} | (1) | | | |
| DMA1_DDONE0_B/ GPIO4_06/TDM_TCK | DMA1 channel 0 done | R5 | 0 | DV _{DD} | (1) | | | |
| DMA1_DREQ0_B/GPIO4_04/ TDM_TXD | DMA1 channel 0 request | Р5 | I | DV _{DD} | (1) | | | |
| DMA2_DACK0_B/GPIO4_08/ EVT7_B/TDM_RFS | DMA2 channel 0 acknowledge | AA5 | 0 | DV _{DD} | (1) | | | |
| DMA2_DDONE0_B/ GPIO4_09/EVT8_B/TDM_RCK | DMA2 channel 0 done | Y5 | 0 | DV _{DD} | (1) | | | |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes | | | |
|---|------------------------|-----------------------|-------------|------------------|---------|--|--|--|
| DMA2_DREQ0_B/GPIO4_07/ TDM_RXD | DMA2 channel 0 request | V5 | I | DV _{DD} | (1) | | | |
| QE_TDM | | | | | | | | |
| CLK09/GPIO4_15/BRGO2/DIU_D10 | External Clock | P4 | I | DV _{DD} | (1) | | | |
| CLK10/GPIO4_22/BRGO3/ DIU_D11 | External Clock | Р3 | I | DV _{DD} | (1) | | | |
| CLK11/GPIO4_16/BRGO4/ DIU_DE | External Clock | N4 | I | DV _{DD} | (1) | | | |
| CLK12/GPIO4_23/BRGO1/ DIU_CLK_OUT | External Clock | M4 | I | DV _{DD} | (1)(24) | | | |
| TDMA_RQ/GPIO4_14/ UC1_CDB_RXER/DIU_D4 | Request | R2 | 0 | DV _{DD} | (1) | | | |
| TDMA_RSYNC/GPIO4_11/ UC1_CTSB_RXDV/DIU_D1 | Receive Sync | U1 | I | DV _{DD} | (1) | | | |
| TDMA_RXD/GPIO4_10/ UC1_RXD7/DIU_D0/ TDMA_TXD | Receive Data | U2 | I | DV _{DD} | (1) | | | |
| TDMA_TSYNC/GPIO4_13/ UC1_RTSB_TXEN/DIU_D3 | Transmit Sync | R1 | I | DV _{DD} | (1) | | | |
| TDMA_TXD/GPIO4_12/ UC1_TXD7/DIU_D2/ TDMA_RXD_EXC | Transmit Data | T1 | 0 | DV _{DD} | (1) | | | |
| TDMB_RQ/GPIO4_21/ UC3_CDB_RXER/DIU_D9 | Request | R4 | 0 | DV _{DD} | (1) | | | |
| TDMB_RSYNC/GPIO4_18/ UC3_CTSB_RXDV/DIU_D6 | Receive Sync | Т3 | I | DV _{DD} | (1) | | | |
| TDMB_RXD/GPIO4_17/ UC3_RXD7/DIU_D5/ TDMB_TXD | Receive Data | U4 | I | DV _{DD} | (1) | | | |
| TDMB_TSYNC/GPIO4_20/ UC3_RTSB_TXEN/DIU_D8 | Transmit Sync | R3 | I | DV _{DD} | (1) | | | |
| TDMB_TXD/GPIO4_19/ UC3_TXD7/DIU_D7/ TDMB_RXD_EXC | Transmit Data | T4 | 0 | DV _{DD} | (1) | | | |
| | eSDHC | - | | | | | | |
| SDHC_CD_B/GPIO4_24 | SDHC Card Detect | L5 | Ι | CV _{DD} | (1) | | | |
| SDHC_CLK/GPIO2_09 | Host to Card Clock | К1 | ю | EV _{DD} | - | | | |
| SDHC_CLK_SYNC_IN/ IRQ10 / GPIO1_30 | Clock Sync | L4 | Ι | CV _{DD} | (1) | | | |
| SDHC_CLK_SYNC_OUT/ SPI_CS3_B/GPIO2_03/ SDHC_DAT7/ SDHC_DAT123_DIR | Clock Sync | N3 | 0 | CV _{DD} | (1) | | | |
| SDHC_CMD/GPIO2_04 | Command/Response | К3 | ю | EV _{DD} | - | | | |
| SDHC_CMD_DIR/ SPI_CS1_B / GPIO2_01/SDHC_DAT5 | CMD direction control | M2 | 0 | CV _{DD} | (1) | | | |
| SDHC_DAT0/GPIO2_05 | Data | L2 | 10 | EV _{DD} | | | | |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--|-------------------------------------|-----------------------|-------------|-------------------|---------|
| SDHC_DAT0_DIR/ SPI_CS2_B/GPIO2_02/ SDHC_DAT6 | Data | М3 | 0 | CV _{DD} | (1) |
| SDHC_DAT1/GPIO2_06 | Data | К4 | 10 | EV _{DD} | _ |
| SDHC_DAT123_DIR/ SPI_CS3_B/GPIO2_03/ SDHC_DAT7/ SDHC_CLK_SYNC_OUT | Data | N3 | 0 | CV _{DD} | (1) |
| SDHC_DAT2/GPIO2_07 | Data | L3 | 10 | EV _{DD} | - |
| SDHC_DAT3/GPIO2_08 | Data | L1 | 10 | EV _{DD} | - |
| SDHC_DAT4/ SPI_CS0_B / GPIO2_00 | Data | M1 | 10 | CV _{DD} | - |
| SDHC_DAT5 /SPI_CS1_B/ GPIO2_01/SDHC_CMD_DIR | Data | M2 | Ю | CV _{DD} | - |
| SDHC_DAT6 /SPI_CS2_B / GPIO2_02/SDHC_DAT0_DIR | Data | M3 | Ю | CV _{DD} | - |
| SDHC_DAT7 /SPI_CS3_B / GPIO2_03/ SDHC_DAT123_DIR/ SDHC_CLK_SYNC_OUT | Data | N3 | Ю | CV _{DD} | - |
| SDHC_VS/IRQ03/GPIO1_23 | Voltage Select | D1 | 10 | O1V _{DD} | _ |
| SDHC_WP/GPIO4_25 | SDHC Write Protect | M5 | I | CV _{DD} | (1) |
| | Power-On-Reset Configuration | l | | | |
| cfg_dram_type/IFC_A21 | Power-On-Reset Configuration Signal | C8 | I | OV _{DD} | (1)(4) |
| cfg_eng_use0/IFC_WE0_B | Power-On-Reset Configuration Signal | D13 | Ι | OV _{DD} | (1) (1) |
| cfg_eng_use1/IFC_OE_B | Power-On-Reset Configuration Signal | D15 | Ι | OV _{DD} | (1)(21) |
| cfg_eng_use2/IFC_WP0_B | Power-On-Reset Configuration Signal | F17 | Ι | OV _{DD} | (1) |
| cfg_gpinput0/ IFC_AD00 | Power-On-Reset Configuration Signal | A4 | Ι | OV _{DD} | (1)(4) |
| cfg_gpinput1/ IFC_AD01 | Power-On-Reset Configuration Signal | B5 | Ι | OV _{DD} | (1)(4) |
| cfg_gpinput2/IFC_AD02 | Power-On-Reset Configuration Signal | A5 | Ι | OV _{DD} | (1)(4) |
| cfg_gpinput3/IFC_AD03 | Power-On-Reset Configuration Signal | B6 | Ι | OV _{DD} | (1)(4) |
| cfg_gpinput4/IFC_AD04 | Power-On-Reset Configuration Signal | A6 | Ι | OV _{DD} | (1)(4) |
| cfg_gpinput5/IFC_AD05 | Power-On-Reset Configuration Signal | A7 | Ι | OV _{DD} | (1)(4) |
| cfg_gpinput6/IFC_AD06 | Power-On-Reset Configuration Signal | B8 | Ι | OV _{DD} | (1)(4) |
| cfg_gpinput7/ IFC_AD07 | Power-On-Reset Configuration Signal | A8 | Ι | OV _{DD} | (1)(4) |
| cfg_ifc_te/IFC_TE | Power-On-Reset Configuration Signal | B14 | Ι | OV _{DD} | (1)(4) |
| cfg_rcw_src0/IFC_AD08 | Power-On-Reset Configuration Signal | В9 | Ι | OV _{DD} | (1)(4) |
| cfg_rcw_src1/IFC_AD09 | Power-On-Reset Configuration Signal | A9 | Ι | OV _{DD} | (1)(4) |
| cfg_rcw_src2/IFC_AD10 | Power-On-Reset Configuration Signal | A10 | Ι | OV _{DD} | (1)(4) |
| cfg_rcw_src3/IFC_AD11 | Power-On-Reset Configuration Signal | B11 | Ι | OV _{DD} | (1)(4) |
| cfg_rcw_src4/IFC_AD12 | Power-On-Reset Configuration Signal | A11 | Ι | OV _{DD} | (1)(4) |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--|-------------------------------------|-----------------------|-------------|-------------------|--------|
| cfg_rcw_src5/ IFC_AD13 | Power-On-Reset Configuration Signal | B12 | I | OV _{DD} | (1)(4) |
| cfg_rcw_src6/IFC_AD14 | Power-On-Reset Configuration Signal | A12 | I | OV _{DD} | (1)(4) |
| cfg_rcw_src7 /IFC_AD15 | Power-On-Reset Configuration Signal | A13 | I | OV _{DD} | (1)(4) |
| cfg_rcw_src8/IFC_CLE | Power-On-Reset Configuration Signal | F16 | I | OV _{DD} | (1)(4) |
| | General Purpose Input/Outpu | t | | • | |
| GPIO1_09/IFC_CS4_B | General Purpose Input/Output | E17 | 10 | OV _{DD} | - |
| GPIO1_10/IFC_CS5_B | General Purpose Input/Output | C17 | ю | OV _{DD} | - |
| GPIO1_11/IFC_CS6_B | General Purpose Input/Output | D18 | 10 | OV _{DD} | - |
| GPIO1_12/IFC_CS7_B | General Purpose Input/Output | C19 | ю | OV _{DD} | - |
| GPO1_13/ASLEEP | General Purpose Input/Output | B2 | 0 | O1V _{DD} | (1) |
| GPIO1_14/RTC | General Purpose Input/Output | B17 | ю | OV _{DD} | - |
| GPIO1_15/UART1_SOUT | General Purpose Input/Output | AA2 | ю | DV _{DD} | - |
| GPIO1_16/UART2_SOUT | General Purpose Input/Output | AA4 | ю | DV _{DD} | - |
| GPIO1_17/UART1_SIN | General Purpose Input/Output | AA1 | ю | DV _{DD} | - |
| GPIO1_18/UART2_SIN | General Purpose Input/Output | W4 | ю | DV _{DD} | - |
| GPIO1_19/ UART1_RTS_B / UART3_SOUT | General Purpose Input/Output | Y1 | Ю | DV _{DD} | _ |
| GPIO1_20/ UART2_RTS_B / UART4_SOUT | General Purpose Input/Output | V4 | Ю | DV _{DD} | _ |
| GPIO1_21/UART1_CTS_B/ UART3_SIN | General Purpose Input/Output | Y2 | 10 | DV _{DD} | _ |
| GPIO1_22/UART2_CTS_B/ UART4_SIN | General Purpose Input/Output | Y4 | 10 | DV _{DD} | _ |
| GPIO1_23/IRQ03/SDHC_VS | General Purpose Input/Output | D1 | 10 | O1V _{DD} | _ |
| GPIO1_24/ IRQ04 | General Purpose Input/Output | D4 | ю | O1V _{DD} | - |
| GPIO1_25/ IRQ05 | General Purpose Input/Output | D5 | ю | O1V _{DD} | - |
| GPIO1_26/ IRQ06 | General Purpose Input/Output | AB4 | ю | L1V _{DD} | - |
| GPIO1_27/ IRQ07 | General Purpose Input/Output | AD5 | ю | L1V _{DD} | - |
| GPIO1_28/ IRQ08 | General Purpose Input/Output | AB1 | ю | L1V _{DD} | - |
| GPIO1_29/ IRQ09 | General Purpose Input/Output | AC5 | 10 | L1V _{DD} | _ |
| GPIO1_30/IRQ10/ SDHC_CLK_SYNC_IN | General Purpose Input/Output | L4 | 10 | CV _{DD} | _ |
| GPIO1_31/ IRQ11 | General Purpose Input/Output | U3 | ю | DV _{DD} | - |
| GPIO2_00/ SPI_CS0_B / SDHC_DAT4 | General Purpose Input/Output | M1 | 10 | CV _{DD} | _ |
| GPIO2_01/ SPI_CS1_B / SDHC_DAT5/ SDHC_CMD_DIR | General Purpose Input/Output | M2 | Ю | CV _{DD} | _ |
| GPIO2_02/ SPI_CS2_B / SDHC_DAT6/ SDHC_DAT0_DIR | General Purpose Input/Output | M3 | Ю | CV _{DD} | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--|------------------------------|-----------------------|-------------|------------------|-------|
| GPIO2_03/ SPI_CS3_B / SDHC_DAT7/ SDHC_DAT123_DIR/ SDHC_CLK_SYNC_OUT | General Purpose Input/Output | N3 | Ю | CV _{DD} | _ |
| GPIO2_04/SDHC_CMD | General Purpose Input/Output | К3 | ю | EV _{DD} | - |
| GPIO2_05/SDHC_DAT0 | General Purpose Input/Output | L2 | ю | EV _{DD} | - |
| GPIO2_06/SDHC_DAT1 | General Purpose Input/Output | К4 | ю | EV _{DD} | - |
| GPIO2_07/SDHC_DAT2 | General Purpose Input/Output | L3 | ю | EV _{DD} | - |
| GPIO2_08/SDHC_DAT3 | General Purpose Input/Output | L1 | ю | EV _{DD} | - |
| GPIO2_09/ SDHC_CLK | General Purpose Input/Output | К1 | ю | EV _{DD} | - |
| GPIO2_10/ IFC_CS1_B | General Purpose Input/Output | E15 | 10 | OV _{DD} | - |
| GPIO2_11/IFC_CS2_B | General Purpose Input/Output | D16 | 10 | OV _{DD} | - |
| GPIO2_12/IFC_CS3_B | General Purpose Input/Output | C16 | ю | OV _{DD} | - |
| GPIO2_13/IFC_PARO | General Purpose Input/Output | C15 | ю | OV _{DD} | - |
| GPIO2_14/IFC_PAR1 | General Purpose Input/Output | C14 | 10 | OV _{DD} | - |
| GPIO2_15/IFC_PERR_B | General Purpose Input/Output | E14 | 10 | OV _{DD} | - |
| GPIO2_25/ IFC_A25/ IFC_WP1_B | General Purpose Input/Output | C10 | 10 | OV _{DD} | - |
| GPIO2_26/ IFC_A26 / IFC_WP2_B | General Purpose Input/Output | E11 | ю | OV _{DD} | - |
| GPIO2_27/ IFC_A27 / IFC_WP3_B | General Purpose Input/Output | C11 | ю | OV _{DD} | - |
| GPIO2_28/ IFC_A28 | General Purpose Input/Output | D11 | 10 | OV _{DD} | - |
| GPIO2_29/ IFC_A29 / IFC_RB2_B | General Purpose Input/Output | C12 | ю | OV _{DD} | - |
| GPIO2_30/ IFC_A30 / IFC_RB3_B | General Purpose Input/Output | D12 | 10 | OV _{DD} | - |
| GPIO2_31/ IFC_A31/ IFC_RB4_B | General Purpose Input/Output | E12 | ю | OV _{DD} | - |
| GPIO3_00/ TSEC_1588_CLK_IN | General Purpose Input/Output | AC8 | Ю | LV _{DD} | - |
| GPIO3_01/ TSEC_1588_TRIG_IN1 | General Purpose Input/Output | AB6 | Ю | LV _{DD} | _ |
| GPIO3_02/ TSEC_1588_TRIG_IN2/ EMI1_MDIO | General Purpose Input/Output | AE5 | Ю | LV _{DD} | - |
| GPIO3_03/ TSEC_1588_ALARM_OUT1 | General Purpose Input/Output | AF5 | Ю | LV _{DD} | - |
| GPIO3_04/TSEC_1588_ALARM_OUT2/ EMI1_MDC | General Purpose Input/Output | AC7 | Ю | LV _{DD} | _ |
| GPIO3_05/ TSEC_1588_CLK_OUT | General Purpose Input/Output | AD7 | Ю | LV _{DD} | _ |
| GPIO3_06/ TSEC_1588_PULSE_OUT1 | General Purpose Input/Output | AE6 | Ю | LV _{DD} | - |
| GPIO3_07/ TSEC_1588_PULSE_OUT2 | General Purpose Input/Output | AD8 | Ю | LV _{DD} | - |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---|------------------------------|-----------------------|-------------|-------------------|-------|
| GPIO3_08/ EC1_TX_ER / MII_TX_ER/ MAC2_MII_TX_ER | General Purpose Input/Output | AC4 | 10 | L1V _{DD} | _ |
| GPIO3_09/ EC1_RX_ER / MII_RX_ER/ MAC2_MII_RX_ER | General Purpose Input/Output | AC2 | 10 | L1V _{DD} | _ |
| GPIO3_10/ EC1_COL / MII_COL/MAC2_MII_COL | General Purpose Input/Output | AC1 | ю | L1V _{DD} | _ |
| GPIO3_11/ EC1_TXD3 / MII_TXD3/MAC2_TXD3/ MAC2_MII_TXD3 | General Purpose Input/Output | AC3 | IO | L1V _{DD} | _ |
| GPIO3_12/ EC1_TXD2 / MII_TXD2/MAC2_TXD2/ MAC2_MII_TXD2 | General Purpose Input/Output | AD3 | IO | L1V _{DD} | _ |
| GPIO3_13/ EC1_TXD1 / MII_TXD1/MAC2_TXD1/ MAC2_MII_TXD1 | General Purpose Input/Output | AE4 | IO | L1V _{DD} | _ |
| GPIO3_14 /EC1_TXD0 / MII_TXD0/MAC2_TXD0/ MAC2_MII_TXD0 | General Purpose Input/Output | AE3 | Ю | L1V _{DD} | _ |
| GPIO3_15/ EC1_TX_CTL / MII_TX_EN/MAC2_TX_CTL/ MAC2_MII_TX_EN | General Purpose Input/Output | AF4 | Ю | L1V _{DD} | _ |
| GPIO3_16/ EC1_GTX_CLK /MII_TX_CLK/ MAC2_GTX_CLK/MAC2_MII_TX_CLK | General Purpose Input/Output | AF3 | ю | L1V _{DD} | _ |
| GPIO3_17/ EC1_GTX_CLK125/MII_CRS/ MAC2_GTX_CLK125/ MAC2_MII_CRS | General Purpose Input/Output | AG3 | 10 | L1V _{DD} | - |
| GPIO3_18/ EC1_RXD3 / MII_RXD3/MAC2_RXD3/ MAC2_MII_RXD3 | General Purpose Input/Output | AD2 | Ю | L1V _{DD} | _ |
| GPIO3_19/ EC1_RXD2 / MII_RXD2/MAC2_RXD2/ MAC2_MII_RXD2 | General Purpose Input/Output | AE1 | IO | L1V _{DD} | _ |
| GPIO3_20/ EC1_RXD1 / MII_RXD1/MAC2_RXD1/ MAC2_MII_RXD1 | General Purpose Input/Output | AF1 | Ю | L1V _{DD} | _ |
| GPIO3_21/ EC1_RXD0 / MII_RXD0/MAC2_RXD0/ MAC2_MII_RXD0 | General Purpose Input/Output | AF2 | Ю | L1V _{DD} | _ |
| GPIO3_22/ EC1_RX_CTL / MII_RX_DV/MAC2_RX_CTL/ MAC2_MII_RX_DV | General Purpose Input/Output | AG2 | Ю | L1V _{DD} | _ |
| GPIO3_23/ EC1_RX_CLK / MII_RX_CLK/MAC2_RX_CLK/ MAC2_MII_RX_CLK | General Purpose Input/Output | AD1 | Ю | L1V _{DD} | _ |
| GPIO3_24/ EC2_TXD3 | General Purpose Input/Output | AG5 | 10 | LV _{DD} | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---|------------------------------|-----------------------|-------------|------------------|-------|
| GPIO3_25/ EC2_TXD2 | General Purpose Input/Output | AF6 | IO | LV _{DD} | - |
| GPIO3_26/ EC2_TXD1 | General Purpose Input/Output | AF7 | ю | LV _{DD} | - |
| GPIO3_27/ EC2_TXD0 | General Purpose Input/Output | AE7 | ю | LV _{DD} | _ |
| GPIO3_28/ EC2_RXD3 | General Purpose Input/Output | AH6 | ю | LV _{DD} | _ |
| GPIO3_29/ EC2_RXD2 | General Purpose Input/Output | AH7 | ю | LV _{DD} | - |
| GPIO3_30/EC2_RXD1 | General Purpose Input/Output | AG7 | 10 | LV _{DD} | - |
| GPIO3_31/EC2_RXD0 | General Purpose Input/Output | AH8 | ю | LV _{DD} | - |
| GPIO4_00/IIC3_SCL | General Purpose Input/Output | V2 | ю | DV _{DD} | - |
| GPIO4_01/IIC3_SDA | General Purpose Input/Output | W3 | ю | DV _{DD} | - |
| GPIO4_02/ IIC4_SCL /EVT5_B/ DIU_HSYNC | General Purpose Input/Output | AA3 | Ю | DV _{DD} | - |
| GPIO4_03/ IIC4_SDA /EVT6_B/ DIU_VSYNC | General Purpose Input/Output | AB3 | Ю | DV _{DD} | _ |
| GPIO4_04/ DMA1_DREQ0_B / TDM_TXD | General Purpose Input/Output | Р5 | Ю | DV _{DD} | - |
| GPIO4_05/DMA1_DACK0_B/ TDM_TFS | General Purpose Input/Output | U5 | ю | DV _{DD} | _ |
| GPIO4_06/ DMA1_DDONE0_B/TDM_TCK | General Purpose Input/Output | R5 | Ю | DV _{DD} | - |
| GPIO4_07/ DMA2_DREQ0_B / TDM_RXD | General Purpose Input/Output | V5 | Ю | DV _{DD} | _ |
| GPIO4_08/ DMA2_DACK0_B / EVT7_B/TDM_RFS | General Purpose Input/Output | AA5 | Ю | DV _{DD} | _ |
| GPIO4_09/ DMA2_DDONE0_B/EVT8_B/ TDM_RCK | General Purpose Input/Output | Y5 | Ю | DV _{DD} | _ |
| GPIO4_10/ TDMA_RXD / UC1_RXD7/DIU_D0 | General Purpose Input/Output | U2 | Ю | DV _{DD} | - |
| GPIO4_11/ TDMA_RSYNC / UC1_CTSB_RXDV/DIU_D1 | General Purpose Input/Output | U1 | Ю | DV _{DD} | _ |
| GPIO4_12/ TDMA_TXD / UC1_TXD7/DIU_D2 | General Purpose Input/Output | T1 | Ю | DV _{DD} | _ |
| GPIO4_13/ TDMA_TSYNC / UC1_RTSB_TXEN/DIU_D3 | General Purpose Input/Output | R1 | Ю | DV _{DD} | - |
| GPIO4_14/ TDMA_RQ / UC1_CDB_RXER/DIU_D4 | General Purpose Input/Output | R2 | Ю | DV _{DD} | _ |
| GPIO4_15/ CLK09 /BRGO2/ DIU_D10 | General Purpose Input/Output | P4 | ю | DV _{DD} | - |
| GPIO4_16/ CLK11 /BRGO4/ DIU_DE | General Purpose Input/Output | N4 | ю | DV _{DD} | _ |
| GPIO4_17/ TDMB_RXD / UC3_RXD7/DIU_D5 | General Purpose Input/Output | U4 | Ю | DV _{DD} | _ |
| GPIO4_18/ TDMB_RSYNC / UC3_CTSB_RXDV/DIU_D6 | General Purpose Input/Output | Т3 | Ю | DV _{DD} | - |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---|------------------------------|-----------------------|-------------|------------------|-------|
| GPIO4_19/ TDMB_TXD / UC3_TXD7/DIU_D7 | General Purpose Input/Output | T4 | Ю | DV _{DD} | _ |
| GPIO4_20/ TDMB_TSYNC / UC3_RTSB_TXEN/DIU_D8 | General Purpose Input/Output | R3 | Ю | DV _{DD} | _ |
| GPIO4_21/ TDMB_RQ / UC3_CDB_RXER/DIU_D9 | General Purpose Input/Output | R4 | Ю | DV _{DD} | _ |
| GPIO4_22/CLK10/BRGO3/ DIU_D11 | General Purpose Input/Output | P3 | 10 | DV _{DD} | _ |
| GPIO4_23/ CLK12 /BRGO1/ DIU_CLK_OUT | General Purpose Input/Output | M4 | Ю | DV _{DD} | _ |
| GPIO4_24/SDHC_CD_B | General Purpose Input/Output | L5 | ю | CV _{DD} | - |
| GPIO4_25/SDHC_WP | General Purpose Input/Output | M5 | ю | CV _{DD} | - |
| GPIO4_27/EC2_TX_CTL | General Purpose Input/Output | AF8 | ю | LV _{DD} | _ |
| GPIO4_28/EC2_GTX_CLK | General Purpose Input/Output | AE8 | ю | LV _{DD} | - |
| GPIO4_29/ EC2_GTX_CLK125 | General Purpose Input/Output | AC6 | 10 | LV _{DD} | - |
| GPIO4_30/EC2_RX_CTL | General Purpose Input/Output | AG8 | 10 | LV _{DD} | - |
| GPIO4_31/EC2_RX_CLK | General Purpose Input/Output | AH5 | ю | LV _{DD} | - |
| | DIU | | | | |
| DIU_CLK_OUT/ CLK12 / GPIO4_23/BRGO1 | Pixel Clock | M4 | 0 | DV _{DD} | (1) |
| DIU_D0/ TDMA_RXD / GPIO4_10/UC1_RXD7 | DIU Data | U2 | 0 | DV _{DD} | (1) |
| DIU_D1/ TDMA_RSYNC / GPIO4_11/UC1_CTSB_RXDV | DIU Data | U1 | 0 | DV _{DD} | (1) |
| DIU_D10/ CLK09 /GPIO4_15/ BRGO2 | DIU Data | P4 | 0 | DV _{DD} | (1) |
| DIU_D11/ CLK10 /GPIO4_22/ BRGO3 | DIU Data | P3 | 0 | DV _{DD} | (1) |
| DIU_D2/ TDMA_TXD / GPIO4_12/UC1_TXD7 | DIU Data | T1 | 0 | DV _{DD} | (1) |
| DIU_D3/ TDMA_TSYNC / GPIO4_13/UC1_RTSB_TXEN | DIU Data | R1 | 0 | DV _{DD} | (1) |
| DIU_D4/ TDMA_RQ / GPIO4_14/UC1_CDB_RXER | DIU Data | R2 | 0 | DV _{DD} | (1) |
| DIU_D5 /TDMB_RXD / GPIO4_17/UC3_RXD7 | DIU Data | U4 | 0 | DV _{DD} | (1) |
| DIU_D6/ TDMB_RSYNC / GPIO4_18/UC3_CTSB_RXDV | DIU Data | T3 | 0 | DV _{DD} | (1) |
| DIU_D7/ TDMB_TXD / GPIO4_19/UC3_TXD7 | DIU Data | T4 | 0 | DV _{DD} | (1) |
| DIU_D8/ TDMB_TSYNC / GPIO4_20/UC3_RTSB_TXEN | DIU Data | R3 | 0 | DV _{DD} | (1) |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--|---------------------|-----------------------|-------------|------------------|-------|
| DIU_D9/ TDMB_RQ / GPIO4_21/UC3_CDB_RXER | DIU Data | R4 | 0 | DV _{DD} | (1) |
| DIU_DE/ CLK11 /GPIO4_16/ BRGO4 | Data Enable | N4 | 0 | DV _{DD} | (1) |
| DIU_HSYNC/ IIC4_SCL / GPIO4_02/EVT5_B | Horizontal sync | AA3 | 0 | DV _{DD} | (1) |
| DIU_VSYNC/ IIC4_SDA / GPIO4_03/EVT6_B | Vertical sync | AB3 | 0 | DV _{DD} | (1) |
| | ТDМ | | | • | |
| TDM_RCK/ DMA2_DDONE0_B / GPIO4_09/EVT8_B | Receive clock | Y5 | 10 | DV _{DD} | _ |
| TDM_RFS/ DMA2_DACK0_B / GPIO4_08/EVT7_B | Receive frame sync | AA5 | ю | DV _{DD} | _ |
| TDM_RXD/ DMA2_DREQ0_B / GPIO4_07 | Receive data | V5 | I | DV _{DD} | (1) |
| TDM_TCK/ DMA1_DDONE0_B/GPIO4_06 | Transmit clock | R5 | 10 | DV _{DD} | _ |
| TDM_TFS/DMA1_DACK0_B/ GPIO4_05 | Transmit frame sync | U5 | ю | DV _{DD} | _ |
| TDM_TXD/ DMA1_DREQ0_B / GPIO4_04 | Transmit data | Р5 | 0 | DV _{DD} | (1) |
| | QE | | | | |
| BRGO1/ CLK12 /GPIO4_23/ DIU_CLK_OUT | Baud rate generator | M4 | 0 | DV _{DD} | (1) |
| BRGO2/ CLK09 /GPIO4_15/ DIU_D10 | Baud rate generator | P4 | 0 | DV _{DD} | (1) |
| BRGO3/ CLK10 /GPIO4_22/ DIU_D11 | Baud rate generator | Р3 | 0 | DV _{DD} | (1) |
| BRGO4/ CLK11 /GPIO4_16/ DIU_DE | Baud rate generator | N4 | 0 | DV _{DD} | (1) |
| UC1_CDB_RXER/ TDMA_RQ / GPIO4_14/DIU_D4 | Receive Error | R2 | I | DV _{DD} | (1) |
| UC1_CTSB_RXDV/ TDMA_RSYNC/GPIO4_11/ DIU_D1 | Receive DV | U1 | I | DV _{DD} | (1) |
| UC1_RTSB_TXEN/ TDMA_TSYNC/GPIO4_13/ DIU_D3 | Transmit Enable | R1 | 0 | DV _{DD} | (1) |
| UC1_RXD7/ TDMA_RXD / GPIO4_10/DIU_D0 | Receive Data | U2 | I | DV _{DD} | (1) |
| UC1_TXD7/ TDMA_TXD / GPIO4_12/DIU_D2 | Transmit Data | T1 | 0 | DV _{DD} | (1) |
| UC3_CDB_RXER/ TDMB_RQ / GPIO4_21/DIU_D9 | Receive Error | R4 | I | DV _{DD} | (1) |
| UC3_CTSB_RXDV/ TDMB_RSYNC/GPIO4_18/ DIU_D6 | Receive DV | Т3 | I | DV _{DD} | (1) |
| UC3_RTSB_TXEN/ TDMB_TSYNC/GPIO4_20/ DIU_D8 | Transmit Enable | R3 | 0 | DV _{DD} | (1) |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--|--------------------------|-----------------------|-------------|------------------|-------|
| UC3_RXD7 /TDMB_RXD / GPIO4_17/DIU_D5 | Receive Data | U4 | I | DV _{DD} | (1) |
| UC3_TXD7 /TDMB_TXD / GPIO4_19/DIU_D7 | Transmit Data | T4 | 0 | DV _{DD} | (1) |
| | Power and Ground Signals | <u>.</u> | | • | 1 |
| GND001 | GND | A2 | - | - | _ |
| GND002 | GND | A20 | - | - | _ |
| GND003 | GND | A27 | - | _ | _ |
| GND004 | GND | B1 | - | _ | _ |
| GND005 | GND | B4 | - | _ | _ |
| GND006 | GND | B7 | - | _ | _ |
| GND007 | GND | B10 | _ | _ | _ |
| GND008 | GND | B13 | - | _ | _ |
| GND009 | GND | B16 | - | _ | _ |
| GND010 | GND | B19 | _ | _ | _ |
| GND011 | GND | B23 | - | _ | _ |
| GND012 | GND | B25 | - | _ | _ |
| GND013 | GND | B28 | - | _ | _ |
| GND014 | GND | C22 | - | _ | _ |
| GND015 | GND | C26 | - | _ | _ |
| GND016 | GND | D2 | _ | _ | _ |
| GND017 | GND | D20 | _ | _ | _ |
| GND018 | GND | D21 | _ | _ | _ |
| GND019 | GND | D24 | _ | _ | - |
| GND020 | GND | E5 | _ | _ | _ |
| GND021 | GND | E7 | _ | _ | - |
| GND022 | GND | E10 | _ | _ | - |
| GND023 | GND | E13 | - | _ | _ |
| GND024 | GND | E16 | - | _ | _ |
| GND025 | GND | E19 | _ | _ | _ |
| GND026 | GND | E22 | - | _ | - |
| GND027 | GND | E26 | - | _ | - |
| GND028 | GND | F15 | - | - | _ |
| GND029 | GND | F24 | - | _ | - |
| GND030 | GND | G7 | - | _ | - |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--------|--------------------|-----------------------|-------------|--------------|-------|
| GND031 | GND | G13 | _ | _ | _ |
| GND032 | GND | G16 | _ | _ | _ |
| GND033 | GND | G22 | _ | _ | _ |
| GND034 | GND | G26 | _ | _ | _ |
| GND035 | GND | H7 | _ | _ | _ |
| GND036 | GND | H8 | _ | _ | _ |
| GND037 | GND | Н9 | _ | _ | _ |
| GND038 | GND | H10 | _ | _ | _ |
| GND039 | GND | H11 | _ | _ | - |
| GND040 | GND | H12 | _ | _ | _ |
| GND041 | GND | H13 | - | _ | _ |
| GND042 | GND | H14 | - | _ | _ |
| GND043 | GND | H15 | - | _ | _ |
| GND044 | GND | H16 | - | _ | _ |
| GND045 | GND | H17 | - | _ | _ |
| GND046 | GND | H18 | - | - | _ |
| GND047 | GND | H19 | _ | _ | _ |
| GND048 | GND | H20 | _ | - | _ |
| GND049 | GND | H24 | _ | - | - |
| GND050 | GND | J7 | - | - | - |
| GND051 | GND | J22 | - | - | - |
| GND052 | GND | J26 | - | - | - |
| GND053 | GND | К2 | _ | - | _ |
| GND054 | GND | К5 | - | - | - |
| GND055 | GND | К6 | - | - | - |
| GND056 | GND | К7 | - | - | - |
| GND057 | GND | K12 | - | - | - |
| GND058 | GND | К14 | - | _ | - |
| GND059 | GND | K16 | - | - | - |
| GND060 | GND | K18 | - | _ | _ |
| GND061 | GND | К20 | - | - | _ |
| GND062 | GND | К24 | - | - | - |
| GND063 | GND | L7 | - | _ | _ |
| GND064 | GND | L9 | _ | _ | _ |
| GND065 | GND | L11 | - | _ | _ |

| bus (Continued) |
|-----------------|
| |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--------|--------------------|-----------------------|-------------|--------------|-------|
| GND066 | GND | L13 | _ | _ | _ |
| GND067 | GND | L15 | _ | _ | _ |
| GND068 | GND | L17 | _ | _ | _ |
| GND069 | GND | L19 | _ | _ | _ |
| GND070 | GND | L22 | _ | _ | _ |
| GND071 | GND | L26 | _ | _ | _ |
| GND072 | GND | M7 | _ | _ | _ |
| GND073 | GND | M10 | _ | _ | _ |
| GND074 | GND | M12 | - | _ | - |
| GND075 | GND | M14 | _ | _ | _ |
| GND076 | GND | M16 | - | _ | - |
| GND077 | GND | M18 | - | _ | _ |
| GND078 | GND | M20 | _ | _ | _ |
| GND079 | GND | M24 | - | _ | _ |
| GND080 | GND | N2 | - | _ | _ |
| GND081 | GND | N5 | - | _ | _ |
| GND082 | GND | N7 | _ | _ | _ |
| GND083 | GND | N9 | _ | _ | _ |
| GND084 | GND | N11 | _ | - | _ |
| GND085 | GND | N13 | _ | - | _ |
| GND086 | GND | N15 | - | - | - |
| GND087 | GND | N17 | _ | - | - |
| GND088 | GND | N19 | - | - | - |
| GND089 | GND | N22 | - | - | - |
| GND090 | GND | N26 | - | - | - |
| GND091 | GND | P7 | - | - | - |
| GND092 | GND | P10 | - | - | - |
| GND093 | GND | P12 | - | _ | - |
| GND094 | GND | P14 | - | - | - |
| GND095 | GND | P16 | - | _ | _ |
| GND096 | GND | P18 | - | _ | - |
| GND097 | GND | P20 | - | - | - |
| GND098 | GND | P24 | - | - | - |
| GND099 | GND | R7 | _ | _ | _ |
| GND100 | GND | R9 | _ | _ | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--------|--------------------|-----------------------|-------------|--------------|-------|
| GND101 | GND | R11 | _ | _ | _ |
| GND102 | GND | R13 | _ | _ | _ |
| GND103 | GND | R15 | _ | _ | _ |
| GND104 | GND | R17 | _ | _ | _ |
| GND105 | GND | R19 | _ | _ | _ |
| GND106 | GND | R22 | - | _ | - |
| GND107 | GND | R26 | _ | _ | _ |
| GND108 | GND | Т2 | _ | _ | _ |
| GND109 | GND | Т5 | - | - | _ |
| GND110 | GND | Т7 | _ | _ | _ |
| GND111 | GND | T10 | - | - | _ |
| GND112 | GND | T12 | - | - | _ |
| GND113 | GND | T14 | - | - | _ |
| GND114 | GND | T16 | - | - | _ |
| GND115 | GND | T18 | - | - | _ |
| GND116 | GND | T20 | - | - | _ |
| GND117 | GND | T22 | _ | _ | _ |
| GND118 | GND | T26 | _ | _ | _ |
| GND119 | GND | U7 | _ | _ | - |
| GND120 | GND | U9 | - | - | - |
| GND121 | GND | U11 | - | - | - |
| GND122 | GND | U13 | - | - | - |
| GND123 | GND | U15 | - | - | - |
| GND124 | GND | U17 | - | - | - |
| GND125 | GND | U19 | - | - | - |
| GND126 | GND | U24 | - | - | - |
| GND127 | GND | V7 | _ | _ | _ |
| GND128 | GND | V10 | _ | _ | - |
| GND129 | GND | V12 | _ | _ | - |
| GND130 | GND | V14 | - | - | - |
| GND131 | GND | V16 | _ | _ | _ |
| GND132 | GND | V18 | - | - | - |
| GND133 | GND | V20 | - | _ | _ |
| GND134 | GND | V22 | _ | _ | _ |
| GND135 | GND | V26 | _ | _ | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--------|--------------------|-----------------------|-------------|--------------|-------|
| GND136 | GND | W2 | _ | _ | - |
| GND137 | GND | W5 | _ | _ | _ |
| GND138 | GND | W7 | _ | _ | _ |
| GND139 | GND | W9 | _ | _ | _ |
| GND140 | GND | W11 | _ | _ | _ |
| GND141 | GND | W13 | _ | _ | _ |
| GND142 | GND | W24 | _ | _ | _ |
| GND143 | GND | Y7 | _ | _ | _ |
| GND144 | GND | Y10 | _ | _ | _ |
| GND145 | GND | Y12 | _ | _ | _ |
| GND146 | GND | Y22 | _ | _ | _ |
| GND147 | GND | Y26 | _ | _ | _ |
| GND148 | GND | AA11 | _ | _ | _ |
| GND149 | GND | AA24 | _ | _ | _ |
| GND150 | GND | AB2 | _ | _ | _ |
| GND151 | GND | AB5 | _ | _ | _ |
| GND152 | GND | AB7 | _ | _ | _ |
| GND153 | GND | AB22 | _ | _ | _ |
| GND154 | GND | AB26 | _ | _ | _ |
| GND155 | GND | AC24 | _ | _ | _ |
| GND156 | GND | AC26 | _ | _ | _ |
| GND157 | GND | AD4 | _ | _ | _ |
| GND158 | GND | AD6 | _ | _ | _ |
| GND159 | GND | AD22 | _ | _ | _ |
| GND160 | GND | AE2 | _ | _ | _ |
| GND161 | GND | AE24 | _ | _ | _ |
| GND162 | GND | AE26 | _ | _ | _ |
| GND163 | GND | AF9 | _ | _ | _ |
| GND164 | GND | AF21 | _ | _ | _ |
| GND165 | GND | AG1 | _ | _ | _ |
| GND166 | GND | AG4 | _ | _ | - |
| GND167 | GND | AG6 | _ | _ | - |
| GND168 | GND | AG22 | _ | - | _ |
| GND169 | GND | AG23 | _ | _ | - |
| GND170 | GND | AG26 | _ | _ | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|------------|--------------------------|-----------------------|-------------|--------------|-------|
| GND171 | GND | AH2 | _ | _ | _ |
| USB_AGND01 | USB PHY Transceiver GND | E1 | _ | _ | _ |
| USB_AGND02 | USB PHY Transceiver GND | E2 | _ | _ | _ |
| USB_AGND03 | USB PHY Transceiver GND | E3 | _ | _ | _ |
| USB_AGND04 | USB PHY Transceiver GND | F3 | _ | _ | - |
| USB_AGND05 | USB PHY Transceiver GND | G1 | _ | _ | - |
| USB_AGND06 | USB PHY Transceiver GND | G2 | _ | _ | _ |
| USB_AGND07 | USB PHY Transceiver GND | G3 | _ | _ | - |
| USB_AGND08 | USB PHY Transceiver GND | G5 | _ | _ | - |
| USB_AGND09 | USB PHY Transceiver GND | Н3 | _ | _ | - |
| USB_AGND10 | USB PHY Transceiver GND | J1 | _ | _ | - |
| USB_AGND11 | USB PHY Transceiver GND | J2 | _ | _ | - |
| USB_AGND12 | USB PHY Transceiver GND | J3 | _ | _ | - |
| X1GND01 | Serdes 1 transceiver GND | AC10 | _ | _ | - |
| X1GND02 | Serdes 1 transceiver GND | AC11 | - | _ | _ |
| X1GND03 | Serdes 1 transceiver GND | AC13 | _ | _ | _ |
| X1GND04 | Serdes 1 transceiver GND | AC14 | - | _ | _ |
| X1GND05 | Serdes 1 transceiver GND | AC16 | - | _ | _ |
| X1GND06 | Serdes 1 transceiver GND | AC17 | - | _ | - |
| X1GND07 | Serdes 1 transceiver GND | AC19 | - | _ | - |
| X1GND08 | Serdes 1 transceiver GND | AC20 | - | _ | - |
| X1GND09 | Serdes 1 transceiver GND | AD9 | - | _ | - |
| X1GND10 | Serdes 1 transceiver GND | AD12 | - | _ | - |
| X1GND11 | Serdes 1 transceiver GND | AD15 | - | _ | - |
| X1GND12 | Serdes 1 transceiver GND | AD18 | - | _ | - |
| X1GND13 | Serdes 1 transceiver GND | AD21 | _ | - | - |
| X1GND14 | Serdes 1 transceiver GND | AE9 | _ | - | - |
| X1GND15 | Serdes 1 transceiver GND | AE12 | _ | - | - |
| X1GND16 | Serdes 1 transceiver GND | AE15 | _ | - | - |
| X1GND17 | Serdes 1 transceiver GND | AE18 | _ | - | - |
| X1GND18 | Serdes 1 transceiver GND | AE21 | _ | - | _ |
| S1GND01 | Serdes 1 core logic GND | Y14 | _ | - | - |
| S1GND02 | Serdes 1 core logic GND | Y16 | _ | _ | - |
| S1GND03 | Serdes 1 core logic GND | Y17 | _ | _ | - |
| S1GND04 | Serdes 1 core logic GND | Y18 | - | _ | - |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---------------|--------------------------------|-----------------------|-------------|-------------------|-------|
| S1GND05 | Serdes 1 core logic GND | AA13 | _ | _ | - |
| S1GND06 | Serdes 1 core logic GND | AA15 | _ | _ | _ |
| S1GND07 | Serdes 1 core logic GND | AA17 | _ | _ | _ |
| S1GND08 | Serdes 1 core logic GND | AA19 | _ | _ | _ |
| S1GND09 | Serdes 1 core logic GND | AA21 | _ | _ | _ |
| S1GND10 | Serdes 1 core logic GND | AB13 | _ | _ | _ |
| S1GND11 | Serdes 1 core logic GND | AB17 | _ | _ | _ |
| S1GND12 | Serdes 1 core logic GND | AB21 | _ | _ | _ |
| S1GND13 | Serdes 1 core logic GND | AF10 | _ | _ | _ |
| S1GND14 | Serdes 1 core logic GND | AF11 | _ | _ | _ |
| S1GND15 | Serdes 1 core logic GND | AF12 | - | _ | - |
| S1GND16 | Serdes 1 core logic GND | AF13 | - | _ | - |
| S1GND17 | Serdes 1 core logic GND | AF14 | _ | _ | _ |
| S1GND18 | Serdes 1 core logic GND | AF15 | - | _ | - |
| S1GND19 | Serdes 1 core logic GND | AF16 | - | _ | _ |
| S1GND20 | Serdes 1 core logic GND | AF17 | - | _ | _ |
| S1GND21 | Serdes 1 core logic GND | AF18 | - | _ | _ |
| S1GND22 | Serdes 1 core logic GND | AF19 | - | _ | _ |
| S1GND23 | Serdes 1 core logic GND | AF20 | - | _ | _ |
| S1GND24 | Serdes 1 core logic GND | AG9 | - | _ | _ |
| S1GND25 | Serdes 1 core logic GND | AG12 | - | _ | _ |
| S1GND26 | Serdes 1 core logic GND | AG15 | - | _ | _ |
| S1GND27 | Serdes 1 core logic GND | AG18 | _ | - | _ |
| S1GND28 | Serdes 1 core logic GND | AG21 | _ | - | _ |
| S1GND29 | Serdes 1 core logic GND | AH9 | _ | _ | - |
| S1GND30 | Serdes 1 core logic GND | AH12 | _ | - | - |
| S1GND31 | Serdes 1 core logic GND | AH15 | _ | - | _ |
| S1GND32 | Serdes 1 core logic GND | AH18 | _ | - | _ |
| S1GND33 | Serdes 1 core logic GND | AH21 | _ | - | - |
| AGND_SD1_PLL1 | Serdes 1 PLL 1 GND | AA16 | _ | - | _ |
| AGND_SD1_PLL2 | Serdes 1 PLL 2 GND | AA20 | _ | - | _ |
| SENSEGND | GND Sense pin | G20 | - | - | - |
| SENSEGNDC | GND Sense pin for VDDC domain | AB10 | _ | _ | _ |
| O1VDD1 | General I/O supply – Always on | J11 | _ | O1V _{DD} | _ |
| O1VDD2 | General I/O supply – Always on | J12 | _ | | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---------|---|-----------------------|-------------|-------------------|-------|
| O1VDD3 | General I/O supply – Always on | J13 | _ | O1V _{DD} | _ |
| OVDD1 | General I/O supply – Switchable | J14 | - | OV _{DD} | _ |
| OVDD2 | General I/O supply – Switchable | J15 | - | OV _{DD} | _ |
| OVDD3 | General I/O supply – Switchable | J16 | - | OV _{DD} | _ |
| OVDD4 | General I/O supply – Switchable | J17 | - | OV _{DD} | _ |
| OVDD5 | General I/O supply – Switchable | J18 | - | OV _{DD} | _ |
| OVDD6 | General I/O supply – Switchable | J19 | - | OV _{DD} | _ |
| DVDD1 | UART/I2C/DMA/TDM supply – Switchable | N8 | - | DV _{DD} | _ |
| DVDD2 | UART/I2C/DMA/TDM supply – Switchable | P8 | - | DV _{DD} | _ |
| DVDD3 | UART/I2C/DMA/TDM supply – Switchable | R8 | - | DV _{DD} | _ |
| CVDD | SPI supply — Switchable | M8 | - | CV _{DD} | _ |
| EVDD | eSDHC supply – Switchable | L8 | - | EV _{DD} | _ |
| L1VDD1 | Ethernet controller 1 and GPIO supply- Always ON | Т8 | _ | L1V _{DD} | - |
| L1VDD2 | Ethernet controller 1 and GPIO supply- Always ON | U8 | _ | L1V _{DD} | - |
| LVDD1 | Ethernet controller 2, 1588 and GPIO supply- Switchable | V8 | _ | LV _{DD} | _ |
| LVDD2 | Ethernet controller 2, 1588 and GPIO supply- Switchable | W8 | _ | LV _{DD} | _ |
| G1VDD01 | DDR supply for port 1 – Switchable | D27 | - | G1V _{DD} | _ |
| G1VDD02 | DDR supply for port 1 – Switchable | F27 | - | G1V _{DD} | _ |
| G1VDD03 | DDR supply for port 1 – Switchable | H27 | - | G1V _{DD} | _ |
| G1VDD04 | DDR supply for port 1 – Switchable | K21 | - | G1V _{DD} | _ |
| G1VDD05 | DDR supply for port 1 – Switchable | K27 | - | G1V _{DD} | _ |
| G1VDD06 | DDR supply for port 1 – Switchable | L21 | - | G1V _{DD} | _ |
| G1VDD07 | DDR supply for port 1 – Switchable | M21 | - | G1V _{DD} | _ |
| G1VDD08 | DDR supply for port 1 – Switchable | M27 | - | G1V _{DD} | - |
| G1VDD09 | DDR supply for port 1 – Switchable | N21 | - | G1V _{DD} | _ |
| G1VDD10 | DDR supply for port 1 – Switchable | P21 | - | G1V _{DD} | _ |
| G1VDD11 | DDR supply for port 1 – Switchable | P27 | - | G1V _{DD} | - |
| G1VDD12 | DDR supply for port 1 – Switchable | R21 | _ | G1V _{DD} | _ |
| G1VDD13 | DDR supply for port 1 – Switchable | T21 | _ | G1V _{DD} | _ |
| G1VDD14 | DDR supply for port 1 – Switchable | U21 | _ | G1V _{DD} | _ |
| G1VDD15 | DDR supply for port 1 – Switchable | U27 | _ | G1V _{DD} | - |
| G1VDD16 | DDR supply for port 1 – Switchable | W27 | _ | G1V _{DD} | - |
Table 2-1.Pinout list by bus (Continued)

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|----------|--|-----------------------|-------------|--------------------|-------|
| G1VDD17 | DDR supply for port 1 – Switchable | AA27 | - | G1V _{DD} | - |
| G1VDD18 | DDR supply for port 1 – Switchable | AD27 | - | G1V _{DD} | - |
| G1VDD19 | DDR supply for port 1 – Switchable | AF27 | - | G1V _{DD} | - |
| S1VDD1 | SerDes 1 core logic supply – Switchable | W15 | _ | S1V _{DD} | - |
| S1VDD2 | SerDes 1 core logic supply – Switchable | W16 | - | S1V _{DD} | - |
| S1VDD3 | SerDes 1 core logic supply – Switchable | W17 | - | S1V _{DD} | - |
| S1VDD4 | SerDes 1 core logic supply – Switchable | W18 | _ | S1V _{DD} | - |
| S1VDD5 | SerDes 1 core logic supply – Switchable | W19 | - | S1V _{DD} | - |
| S1VDD6 | SerDes 1 core logic supply – Switchable | W20 | - | S1V _{DD} | - |
| S1VDD7 | SerDes 1 core logic supply – Switchable | Y13 | - | S1V _{DD} | - |
| X1VDD1 | SerDes 1 transceiver supply – Switchable | AC9 | - | X1V _{DD} | - |
| X1VDD2 | SerDes 1 transceiver supply – Switchable | AC12 | - | X1V _{DD} | _ |
| X1VDD3 | SerDes 1 transceiver supply – Switchable | AC15 | - | X1V _{DD} | _ |
| X1VDD4 | SerDes 1 transceiver supply – Switchable | AC18 | - | X1V _{DD} | _ |
| X1VDD5 | SerDes 1 transceiver supply – Switchable | AC21 | - | X1V _{DD} | _ |
| PROG_SFP | SFP Fuse Programming supply | F12 | - | PROG_SFP | _ |
| PROG_MTR | Reserved for Internal Use Only | F11 | - | PROG_MTR | (15) |
| FA_VL | Reserved for Internal Use Only | G18 | _ | FA_VL | (15) |
| TH_VDD | Thermal Monitor Unit supply – Switchable | G9 | _ | TH_V _{DD} | _ |
| VDD01 | Supply for cores and platform – Switchable | K15 | _ | V _{DD} | - |
| VDD02 | Supply for cores and platform – Switchable | К17 | - | V _{DD} | - |
| VDD03 | Supply for cores and platform – Switchable | К19 | _ | V _{DD} | _ |
| VDD04 | Supply for cores and platform – Switchable | L12 | _ | V _{DD} | - |
| VDD05 | Supply for cores and platform – Switchable | L14 | _ | V _{DD} | - |
| VDD06 | Supply for cores and platform – Switchable | L16 | _ | V _{DD} | - |
| VDD07 | Supply for cores and platform – Switchable | L18 | _ | V _{DD} | - |
| VDD08 | Supply for cores and platform – Switchable | L20 | - | V _{DD} | - |
| VDD09 | Supply for cores and platform – Switchable | M13 | _ | V _{DD} | - |
| VDD10 | Supply for cores and platform – Switchable | M15 | - | V _{DD} | - |
| VDD11 | Supply for cores and platform – Switchable | M17 | - | V _{DD} | - |
| VDD12 | Supply for cores and platform – Switchable | M19 | _ | V _{DD} | - |
| VDD13 | Supply for cores and platform – Switchable | N12 | _ | V _{DD} | _ |
| VDD14 | Supply for cores and platform – Switchable | N14 | - | V _{DD} | _ |
| VDD15 | Supply for cores and platform – Switchable | N16 | _ | V _{DD} | _ |
| VDD16 | Supply for cores and platform – Switchable | N18 | _ | V _{DD} | - |

Table 2-1.Pinout list by bus (Continued)

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|--------|--|-----------------------|-------------|------------------|-------|
| VDD17 | Supply for cores and platform – Switchable | N20 | - | V _{DD} | - |
| VDD18 | Supply for cores and platform – Switchable | P11 | Ι | V _{DD} | - |
| VDD19 | Supply for cores and platform – Switchable | P13 | - | V _{DD} | - |
| VDD20 | Supply for cores and platform – Switchable | P15 | I | V _{DD} | - |
| VDD21 | Supply for cores and platform – Switchable | P17 | Ι | V _{DD} | - |
| VDD22 | Supply for cores and platform – Switchable | P19 | _ | V _{DD} | - |
| VDD23 | Supply for cores and platform – Switchable | R12 | _ | V _{DD} | _ |
| VDD24 | Supply for cores and platform – Switchable | R14 | l | V _{DD} | - |
| VDD25 | Supply for cores and platform – Switchable | R16 | _ | V _{DD} | - |
| VDD26 | Supply for cores and platform – Switchable | R18 | _ | V _{DD} | _ |
| VDD27 | Supply for cores and platform – Switchable | R20 | _ | V _{DD} | - |
| VDD28 | Supply for cores and platform – Switchable | T13 | _ | V _{DD} | - |
| VDD29 | Supply for cores and platform – Switchable | T15 | Ι | V _{DD} | - |
| VDD30 | Supply for cores and platform – Switchable | T17 | - | V _{DD} | - |
| VDD31 | Supply for cores and platform – Switchable | T19 | Ι | V _{DD} | _ |
| VDD32 | Supply for cores and platform – Switchable | U14 | Ι | V _{DD} | - |
| VDD33 | Supply for cores and platform – Switchable | U16 | Ι | V _{DD} | _ |
| VDD34 | Supply for cores and platform – Switchable | U18 | Ι | V _{DD} | _ |
| VDD35 | Supply for cores and platform – Switchable | U20 | - | V _{DD} | _ |
| VDD36 | Supply for cores and platform – Switchable | V13 | Ι | V _{DD} | _ |
| VDD37 | Supply for cores and platform – Switchable | V15 | - | V _{DD} | _ |
| VDD38 | Supply for cores and platform – Switchable | V17 | - | V _{DD} | _ |
| VDD39 | Supply for cores and platform – Switchable | V19 | - | V _{DD} | _ |
| VDD40 | Supply for cores and platform – Switchable | W14 | Ι | V _{DD} | _ |
| VDDC01 | Always ON supply | K11 | - | V _{DDC} | _ |
| VDDC02 | Always ON supply | К13 | - | V _{DDC} | _ |
| VDDC03 | Always ON supply | L10 | - | V _{DDC} | _ |
| VDDC04 | Always ON supply | M11 | - | V _{DDC} | _ |
| VDDC05 | Always ON supply | N10 | - | V _{DDC} | _ |
| VDDC06 | Always ON supply | R10 | - | V _{DDC} | - |
| VDDC07 | Always ON supply | T11 | - | V _{DDC} | _ |
| VDDC08 | Always ON supply | U10 | _ | V _{DDC} | _ |
| VDDC09 | Always ON supply | U12 | _ | V _{DDC} | - |
| VDDC10 | Always ON supply | V11 | _ | V _{DDC} | _ |
| VDDC11 | Always ON supply | W10 | - | V _{DDC} | - |

Table 2-1.Pinout list by bus (Continued)

| Signal | F Signal Signal description | | Pin type | Power supply | Notes |
|---------------|--|------|-------------|----------------------|-------|
| VDDC12 | Always ON supply | W12 | - | V _{DDC} | - |
| AVDD_CGA1 | e5500 Cluster Group A PLL1 supply (SDHC /Cores fed through this) — Switchable | G11 | _ | AVDD_CGA1 | _ |
| AVDD_CGA2 | e5500 Cluster Group A PLL2 supply (Cores are fed through this) – Switchable | G12 | - | AVDD_CGA2 | - |
| AVDD_PLAT | Platform PLL supply – Always ON | G10 | Ι | AVDD_PLAT | - |
| AVDD_D1 | DDR1 PLL supply – Switchable | E20 | Ι | AVDD_D1 | _ |
| AVDD_SD1_PLL1 | SerDes1 PLL 1 supply – Switchable | AB16 | - | AVDD_SD1_PLL1 | - |
| AVDD_SD1_PLL2 | SerDes1 PLL 2 supply – Switchable | AB20 | Ι | AVDD_SD1_PLL2 | _ |
| SENSEVDD | Vdd Sense pin – Switchable | G19 | Ι | SENSEVDD | - |
| SENSEVDDC | Vddc Sense pin – Always ON | AB9 | - | SENSEVDDC | _ |
| USB_HVDD1 | USB PHY Transceiver 3.3V Supply – "Optionally Switchable or Always ON" | J8 | _ | USB_HV _{DD} | - |
| USB_HVDD2 | USB PHY Transceiver 3.3V Supply – "Optionally Switchable or Always ON" | К8 | _ | USB_HV _{DD} | - |
| USB_OVDD1 | USB PHY Transceiver 1.8V Supply – "Optionally Switchable or Always ON" | 19 | _ | USB_OV _{DD} | - |
| USB_OVDD2 | USB PHY Transceiver 1.8V Supply – "Optionally Switchable or Always ON" | J10 | _ | USB_OV _{DD} | - |
| USB_SVDD1 | USB PHY Analog 1.0V Supply – "Optionally Switchable or Always ON" | К9 | - | USB_SV _{DD} | - |
| USB_SVDD2 | USB PHY Analog 1.0V Supply – "Optionally Switchable or Always ON" | K10 | _ | USB_SV _{DD} | - |
| | No Connection Pins | | | L | |
| NC01 | No Connection | G17 | _ | _ | - |
| NC02 | No Connection | L6 | Ι | _ | _ |
| NC03 | No Connection | M6 | Ι | _ | _ |
| NC04 | No Connection | M9 | - | _ | _ |
| NC05 | No Connection | N6 | - | _ | _ |
| NC06 | No Connection | P6 | - | _ | _ |
| NC07 | No Connection | Р9 | - | _ | _ |
| NC08 | No Connection | R6 | - | _ | _ |
| NC09 | No Connection | Т6 | I | _ | _ |
| NC10 | No Connection | Т9 | - | _ | _ |
| NC11 | No Connection | U6 | I | - | _ |
| NC12 | No Connection | V6 | - | _ | _ |
| NC13 | No Connection | V9 | - | - | - |
| NC14 | No Connection | W6 | - | _ | _ |

| Signal | Signal description | Package pin number | Pin type | Power supply | Notes |
|---------|--------------------|-----------------------|-------------|--------------|-------|
| NC15 | No Connection | Y6 | - | _ | _ |
| NC16 | No Connection | Y8 | - | _ | _ |
| NC17 | No Connection | Y9 | - | _ | _ |
| NC18 | No Connection | Y11 | _ | _ | _ |
| NC19 | No Connection | AA6 | _ | _ | _ |
| NC20 | No Connection | AA7 | - | _ | _ |
| NC21 | No Connection | AA8 | _ | _ | _ |
| NC22 | No Connection | AA9 | _ | _ | _ |
| NC23 | No Connection | AA10 | - | _ | _ |
| NC24 | No Connection | AB8 | _ | _ | _ |
| NC25 | No Connection | AB11 | - | _ | _ |
| NC26 | No Connection | AB12 | - | _ | _ |
| NC_DET | No Connection | AG28 | - | _ | _ |
| NC_1040 | No Connection | AH27 | _ | _ | _ |

Table 2-1.Pinout list by bus (Continued)

- Notes: 1. Functionally, this pin is an output or an input, but structurally it is an I/O because it either sample configuration input during reset, is a muxed pin, or has other manufacturing test functions. This pin is therefore be described as an I/O for boundary scan.
 - 2. During reset this output signal is actively driven rather than being tri-stated.
 - 3. MDIC[0] is grounded through a 162 Ω precision 1% resistor and MDIC[1] is connected to GV1DD through a 162 Ω precision 1% resistor. For either full or half driver strength calibration of DDR IOs, use the same MDIC resistor value of 162 Ω . Memory controller register setting can be used to determine automatic calibration is done to full or half drive strength. These pins are used for automatic calibration of the DDR3L/DDR4 IOs. The MDIC[0:1] pins must be connected to 162 Ω precision 1% resistors.
 - 4. This pin is a reset configuration pin. It has a weak (~20 k Ω) internal pull-up P-FET that is enabled only when the processor is in its reset state. This pull-up is designed such that it can be overpowered by an external 4.7 k Ω resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull-up or active driver is needed.
 - 5. Pin must **NOT** be pulled down during power-on reset. This pin may be pulled up, driven high, or if there are any externally connected devices, left in tristate. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
 - 6. Recommend that a weak pull-up resistor (2-10 k Ω) be placed on this pin to the respective power supply.
 - 7. This pin is an open-drain signal.
 - 8. Recommend that a weak pull-up resistor (1 k Ω) be placed on this pin to the respective power supply.
 - 9. This pin has a weak (~20 k Ω) internal pull-up P-FET that is always enabled.
 - 10. These are test signals for factory use only and must be pulled up (100Ω to $1-k\Omega$) to the respective power supply for normal operation.
 - 11. This pin requires a 200 Ω pull-up to respective power-supply.
 - 12. Do not connect. These pins should be left floating.

13.

- 14. This pin requires an external 1-k Ω pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
- 15. These pins must be pulled to ground (GND).
- 16. This pin requires a 698 Ω pull-up to respective power-supply.
- 17. This pin should be connected to ground through 2-10k Ω resistor when not used.
- 18. This pin should be connected to ground through 2-10k Ω resistor when SYSCLK input is used as system clock.
- 19. This pin should be tied to ground if the diode is not utilized for temperature monitoring.
- 20. This pin should be connected to GND through a $10k\Omega \pm 1\%$ resistor with a low temperature coefficient of ≤ 25 ppm/×C for bias generation
- 21. This pin has a weak (~20 k Ω) internal pull-up P-FET that is enabled only when the processor is in its reset state. This pin should have an optional pull down resistor on board. This is required to support DIFF_SYSCLK/DIFF_SYSCLK_B
- 22. This pin should not be sampled until PORESET_B gets deasserted.
- 23. This pin must be pulled to O1VDD through a 100- Ω to 1k- Ω resistor for a 4 core T1040 and tied to ground for a 2 core T1020 device.
- 24. External "CLK12" pin is connected internally to both CLK12 and CLK8 pins of QE.
- 25. The alternate signal in DDR4 configuration is mentioned in T1040 Reference Manual.
- 26. PORESET_B should be asserted zero during the JTAG Boundary scan operation, and is required to be controllable on board.
- 27. This pin requires a pull-up to the respective power supply so as to meet the timing requirements in Table 3-20.

Warning

See **"Connection recommendations"** for additional details on properly connecting these pins for specific applications.

3. ELECTRICAL CHARACTERISTICS

This section provides the AC and DC electrical specifications for the chip. The chip is currently targeted to these specifications, some of which are independent of the I/O cell but are included for a more complete reference. These are not purely I/O buffer design specifications.

3.1 Overall DC electrical characteristics

This section describes the ratings, conditions, and other characteristics.

3.1.1 Absolute maximum ratings

This table provides the absolute maximum ratings.

| Characteristic | Symbol | Max Value | Unit | Notes |
|---|--|--------------|------|-------|
| Core and platform supply voltage | V _{DD} | –0.3 to 1.1 | V | (9) |
| Always ON supply voltage | V _{DDC} | –0.3 to 1.1 | V | _ |
| PLL supply voltage (core PLL/eSDHC, platform, DDR) | AV _{DD} _CGA1 AV _{DD} _CGA2 AV _{DD} _PLAT AV _{DD} _D1 | -0.3 to 1.98 | V | (10) |
| PLL supply voltage (SerDes, filtered from X1V _{DD}) | AVDD_SD1_PLL1 AVDD_SD1_PLL2 | -0.3 to 1.48 | v | _ |

Table 3-1.Absolute maximum ratings⁽¹⁾

Absolute maximum ratings⁽¹⁾ (Continued) Table 3-1.

| Characteristic | | Symbol | Max Value | Unit | Notes |
|--|--|---------------------------------------|--|------|--------|
| SFP fuse programm | ing | PROG_SFP | -0.3 to 1.98 | V | _ |
| Thermal monitor ur | nit supply | TH_V _{DD} | -0.3 to 1.98 | v | _ |
| MPIC, GPIO, system IFC, DDRCLK supply, | i control and power management, clocking, debug, , and JTAG I/O voltage | OV _{DD} O1V _{DD} | -0.3 to 1.98 | v | _ |
| DUART, I²C, DMA, TDM, QE, MPIC, DIU | | DV _{DD} | -0.3 to 2.75 -0.3 to 1.98 -0.3 to 3.63 | V | _ |
| eSPI, SDHC_WP, SDHC_CD, SDHC_DAT[4:7] | | CV _{DD} | -0.3 to 1.98 -0.3 to 3.63 | v | _ |
| eSDHC | | EV _{DD} | -0.3 to 1.98 -0.3 to 3.63 | v | - |
| DDR4 and DDR3L | DDR4 | G1V _{DD} | –0.3 to 1.32 | V | _ |
| DRAM I/O voltage | DDR3L | | -0.3 to 1.48 | | |
| Main power supply for internal circuitry of SerDes and pad power supply for SerDes receivers | | S1V _{DD} | -0.3 to 1.1 | v | _ |
| Pad power supply for SerDes transmitter | | X1V _{DD} | -0.3 to 1.48 | V | _ |
| Ethernet interface 2, 1588, GPIO | | LV _{DD} | -0.3 to 1.98 -0.3 to 2.75 -0.3 to 3.63 | v | _ |
| Ethernet interface 1, Ethernet management interface 1 (EMI1), GPIO | | L1V _{DD} | -0.3 to 1.98 -0.3 to 2.75 -0.3 to 3.63 | v | _ |
| USB PHY Transceive | r supply voltage | USB_HV _{DD} | –0.3 to 3.63 | V | _ |
| | | USB_OV _{DD} | -0.3 to 1.98 | V | _ |
| USB PHY Analog su | oply voltage | USB_SV _{DD} | -0.3 to 1.1 | V | _ |
| Input voltage | DDR4 and DDR3L DRAM signals | MV _{IN} | –0.3 to (G1V _{DD} +0.3) | V | (2) |
| | DDR4 and DDR3L DRAM reference | D1_MV _{REF} | -0.3 to (G1V _{DD} /2 + 0.3) | V | (5) |
| | Ethernet signals | LV _{IN} LV1 _{IN} | –0.3 to (LnV _{DD} +0.3) | v | (4)(5) |
| | MPIC, GPIO, system control and power management, clocking, debug, IFC, DDRCLK supply, and JTAG I/O voltage | OV _{IN} O1V _{IN} | –0.3 to (OnV _{DD} +0.3) | V | (3)(5) |
| | eSDHC signals | EV _{IN} | –0.3 to (EV _{DD} +0.3) | V | (7)(5) |
| | eSPI signals | CV _{IN} | –0.3 to (CV _{DD} +0.3) | V | (8)(5) |
| | DUART, I²C, DMA, TDM, QE, MPIC, DIU | DV _{IN} | –0.3 to (DV _{DD} +0.3) | V | (5)(6) |
| | SerDes signals | S1V _{IN} | -0.4 to (S1V _{DD} +0.3) | V | (5) |
| | USB PHY Transceiver signals | USB_HV _{IN} | –0.3 to (USB_HV _{DD} + 0.3) | V | (5) |
| | | USB_OV _{IN} | -0.3 to (USB_OV _{DD} + 0.3) | V | (5) |
| Storage temperatur | Storage temperature range | | –55 to 150 | °C | - |

42

- Notes: 1. Functional operating conditions are given in Table 3-2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
 - 2. **Caution:** MV_{IN} must not exceed G1V_∞ by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
 - 3. **Caution:** OV_{IN} must not exceed OV_{ID} by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during poweron reset and power-down sequences.
 - 4. **Caution:** LV_{IN} must not exceed LV₁₀ by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during poweron reset and power-down sequences.
 - 5. (S,G,L,O,D,E,C)V_{IN}, USBn_V_{IN}_3P3, USBn_V_{IN}_1P8 and Dn_MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 3-1.
 - 6. **Caution:** DV_{IN} must not exceed DV_{DD} by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
 - 7. **Caution:** EV_{IN} must not exceed EV_∞ by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during poweron reset and power-down sequences.
 - 8. **Caution:** CV_{IN} must not exceed CV₁₀ by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during poweron reset and power-down sequences.
 - 9. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the sense pin.
 - 10. AVDD_PLAT, AVDD_CGA1, AVDD_CGA2 and AVDD_D1 are measured at the input to the filter (as shown in AN4825) and not at the pin of the device.

3.1.2 Recommended operating conditions

This table provides the recommended operating conditions for this chip.

NOTE

The values shown are the recommended operating conditions and proper device operation outside these conditions is not guaranteed.

| Table 3-2. | Recommended of | operating | conditions |
|------------|----------------|-----------|------------|
|------------|----------------|-----------|------------|

| Characteristic | Symbol | Recommended Value | Unit | Status in Deep Sleep ⁽⁶⁾ | Notes |
|---|--|-------------------|------|--|-----------|
| Core and platform supply voltage | V _{DD} | 1.0 ± 30 mV | V | OFF | (3)(4)(5) |
| Always ON Core and Platform supply | V _{DDC} | 1.0 ± 30 mV | V | ON | (3)(4)(5) |
| PLL supply voltage (core PLL/eSDHC, platform, DDR) | AV _{DD} CGA1 | 1.8V ± 90 mV | V | OFF | - |
| | AV _{DD} _CGA2 | | | OFF | |
| | AV _{DD} _PLAT | | | ON | |
| | AV _{DD} D1 | | | OFF | |
| PLL supply voltage (SerDes, filtered from X1V _{DD}) | AV _{DD} SD1_PLL1 AV _{DD} SD1_PLL2 | 1.35V ± 67 mV | V | OFF | _ |
| SFP fuse programming | PROG_SFP | 1.8V ± 90 mV | V | ON | (2) |
| Thermal monitor unit supply | TH_V _{DD} | 1.8V ± 90 mV | V | OFF | - |
| IFC, GPIO, Trust, DDRCLK supply, RTC and JTAG I/O voltage | OV _{DD} | 1.8V ± 90 mV | V | OFF | - |
| MPIC, GPIO, system control, debug and SYSCLK supply | O1V _{DD} | 1.8V ± 90 mV | V | ON | - |

43

Table 3-2. Recommended operating conditions (Continued)

| Characteristic | | Symbol | Recommended Value | Unit | Status in Deep Sleep ⁽⁶⁾ | Notes |
|---|---|---------------------------------------|--|------|--|-------|
| DUART, I²C, DMA, MPIC, I | QE, TDM, DIU | DV _{DD} | 2.5V ± 125 mV 1.8V ± 90 mV 3.3V ± 165 mV | V | OFF | - |
| eSPI, SDHC_WP, SDHC_C | D, SDHC_DAT[4:7] | CV _{DD} | 3.3V ± 165mV 1.8V ± 90mV | V | OFF | _ |
| eSDHC | | EV _{DD} | 3.3V ±165 mV 1.8V ± 90 mV | V | OFF | - |
| DDR DRAM I/O voltage | DDR4 | G1V _{DD} | 1.2V ± 60 mV | V | OFF | - |
| | DDR3L | | 1.35V ± 67 mV | | | |
| Main power supply for in power supply for SerDes | ternal circuitry of SerDes and pad receivers | S1V _{DD} | 1.0V + 50 mV 1.0V – 30 mV | V | OFF | - |
| Pad power supply for Ser | Des transmitters | X1V _{DD} | 1.35V ± 67 mV | V | OFF | - |
| Ethernet interface 2, 1588, GPIO | | LV _{DD} | 1.8V ± 90 mV 2.5V ± 125 mV 3.3V ± 165 mV | V | OFF | (1) |
| Ethernet interface 1, Ethernet management interface 1 (EMI1), GPIO | | L1V _{DD} | 1.8V ± 90 mV 2.5V ± 125 mV 3.3V ± 165 mV | V | ON | (1) |
| USB PHY Transceiver sup | ply voltage | USB_HV _{DD} | 3.3V ± 165 mV | V | Optionally OFF | - |
| | | USB_OV _{DD} | 1.8V ± 90 mV | V | Optionally OFF | - |
| USB PHY Analog supply v | oltage | USB_SV _{DD} | 1.0 ± 50mV | v | Optionally OFF | (3) |
| Input voltage | DDR4 and DDR3L DRAM signals | MV _{IN} | GND to G1V _{DD} | V | - | - |
| | DDR4 and DDR3L DRAM reference | D1_MV _{ref} | G1V _{DD} /2 ± 1% | v | - | - |
| | Ethernet interface, EMI1, 1588, GPIO | LV _{IN} L1V | GND to LV _{DD} GND to L1V | v | _ | - |
| | MPIC, GPIO, system control and power management, clocking, debug, IFC, DDRCLK supply, and JTAG I/O voltage | OV _{IN} O1V _{IN} | GND to OnV _{DD} | V | _ | - |
| | DUART, I ² C, DMA, TDM, QE, MPIC, DIU | DV _{IN} | GND to DV _{DD} | V | _ | - |
| | eSDHC, eSPI | CV _{IN} , EV _{IN} | GND to CV _{DD} /EV _{DD} | V | _ | - |
| | SerDes signals | SV _{IN} | GND to S1V _{DD} | V | - | - |
| | USB PHY Transceiver signals | USB_HV _{IN} | GND to USB_HV _{DD} | V | - | - |
| | | USB_OV _{IN} | GND to USB_OV _{DD} | V | _ | - |

| Tahla 3.2 | Recommended | onerating | conditions | (Continued) | ۱ |
|------------|-------------|-----------|------------|-------------|---|
| Table 5-2. | Recommended | operating | conultions | (Continueu) |) |

| Characteristic | | Symbol | Recommended Value | Unit | Status in Deep Sleep ⁽⁶⁾ | Notes |
|-----------------------------|------------------------------|------------------------------------|--|------|--|-------|
| Operating temperature range | A range | T _C , T _J | T _c = -40 (min) to T _j = 105 (max) °C | °C | | - |
| | F range | T _c , T _j | T _c = -40 (min) to T _J = 125 (max) | °C | Operating | - |
| | M range | T _c , T _j | T _c = -55 (min) to T _J = 125(max) | °C | °C range | |
| | Secure boot fuse programming | T _A , T _J | T _A = 0 (min) to T _J = 70 (max) | °C | | |

Notes: 1. Selecting RGMII limits L1VDD and LVDD = 1.8V or 2.5V. L1VDD and LVDD should be configured at same voltage.

- 2. PROG_SFP must be supplied 1.8V and the chip must operate in the specified fuse programming temperature range only during secure boot fuse programming. For all other operating conditions, PROG_SFP must be tied to GND, subject to the power sequencing constraints shown in Power sequencing.
- 3. Refer to Core and platform supply voltage filtering for additional information.
- 4. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the sense pin.
- 5. Operation at 1.1V is allowable for up to 25ms at initial power on.
- 6. The Power supplies designated as OFF in this column should be switched OFF during Deep Sleep and those designated as ON should not be switched OFF. There are few power supplies which can be optionally switched OFF, for more details refer T1040 QorIQ Integrated Multicore Communications Processor Reference Manual.

Warning

When the device is in Deep Sleep mode, all external voltage supplies applied to any I/O pins, with the exception of wake-up pins, must be turned off. Applying external voltage to any I/O pins, except the wake up pins, while the device is in Deep Sleep mode may cause permanent damage to the device.



This figure shows the undershoot and overshoot voltages at the interfaces of the chip.

Notes:

 $t_{\mbox{\tiny CLOCK}}$ refers to the clock period associated with the respective interface:

For $I^2C OV_{DD}$, t_{CLOCK} references SYSCLK.

For DDR GV_{DD}, t_{CLOCK} references Dn_MCLK.

For eSPI OV_{DD} , t_{CLOCK} references SPI_CLK.

For JTAG OV_{DD} , t_{CLOCK} references TCK.

For SerDes SVDD, t_{CLOCK} references SD_REF_CLK.

For Ethernet LV_{DD}, t_{CLOCK} references ECn_GTX_CLK125.

See Table 3-2 for actual recommended core voltage. Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 3-2. The input voltage threshold scales with respect to the associated I/O supply voltage. DV_{DD} , OV_{DD} and LV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses differential receivers referenced by the externally supplied Dn_MV_{REF} signal (nominally set to $G1V_{DD}/2$) as is appropriate for the SSTL_1.35/SSTL_1.2 electrical signaling standard. The DDR MDQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

3.1.3 Output driver characteristics

This chip provides information on the characteristics of the output driver strengths.

NOTE

These values are preliminary estimates.

Table 3-3.Output drive capability

| | | Output impedance (Ω) | | | |
|---|------------------------|--|------------------------|---|-------|
| Driver type | Minimum ⁽²⁾ | Typical | Maximum ⁽³⁾ | Supply Voltage | Notes |
| DDR4 signal | - | 18(full-strength mode) 27(half-strength mode) | - | G1V _{DD} = 1.2V | (1) |
| DDR3L signal | _ | 18(full-strength mode) 27(half-strength mode) | _ | G1V _{DD} = 1.35V | (1) |
| | 45 | - | 90 | $L1V_{DD}/LV_{DD} = 3.3V$ | _ |
| Ethernet signals | 40 | - | 90 | $L1V_{DD}/LV_{DD} = 2.5V$ | |
| | 40 | - | 75 | $L1V_{DD}/LV_{DD} = 1.8V$ | |
| MPIC, GPIO, system control and power management, clocking, debug, IFC,DDRCLK supply, and JTAG I/O voltage | 23 | _ | 51 | OV _{DD} , O1V _{DD} = 1.8V | _ |
| | 45 | - | 90 | DV _{DD} = 3.3V | _ |
| DUART, DMA, MPIC, QE, TDM, I²C, DIU | 40 | - | 90 | DV _{DD} = 2.5V | |
| | 40 | - | 75 | DV _{DD} = 1.8V | |
| | 45 | - | 90 | CV _{DD} = 3.3V | _ |
| | 40 | - | 75 | CV _{DD} = 1.8V | |
| | 45 | - | 90 | EV _{DD} = 3.3V | - |
| | 40 | - | 75 | EV _{DD} = 1.8V | |

Notes: 1. The drive strength of the DDR4 or DDR3L interface in half-strength mode is at $T_j = 105$ °C and at $G1V_{DD}$ (min).

2. Estimated number based on best case processed device.

3. Estimated number based on worst case processed device.

3.1.4 General AC timing specifications

This table provides AC timing specifications for the sections not covered under the specific interface sections.

Table 3-4.AC Timing specifications

| Parameter | Symbol | Min | Max | Unit | Notes |
|----------------------------------|--------------------------------|-----|-----|------|-------|
| Input signal rise and fall times | t _R /t _F | - | 5 | ns | (1) |

Note: 1. Rise time refers to signal transitions from 10% to 90% of Supply; fall time refers to transitions from 90% to 10% of supply

3.2 Power sequencing

The chip requires that its power rails be applied in a specific sequence in order to ensure proper device operation.

Power up sequence when DDR3L is used

- 1. $O1V_{DD}$, OV_{DD} , DV_{DD} , CV_{DD} , EV_{DD} , $L1V_{DD}$, LV_{DD} , TH_V_{DD} , USB_HV_{DD} , USB_OV_{DD} , AV_{DD}_CGA1 , AV_{DD}_CGA2 , AV_{DD}_PLAT , AV_{DD}_D1 . Drive PROG_SFP = GND
 - a. PORESET_B should be driven asserted and held during this step.
- 2. V_{DDC}, V_{DD}, USB_SV_{DD}, S1V_{DD}
 - a. When Deep Sleep is not used, it is recommended to source V_{DD} and V_{DDC} from same power supply.
 - b. When Deep Sleep is used, V_{DDC} should ramp up before V_{DD} . Alternatively V_{DD} may ramp up together with V_{DDC} provided that the relative timing between V_{DDC} and V_{DD} ramp up conforms to Figure 3-2
- 3. G1V_{DD}, X1V_{DD}, AV_{DD}_SD1_PLL1, AV_{DD}_SD1_PLL2
 - a. All supplies in Step 3 may be sourced from same supply

Power up sequence when DDR4 is used

- O1V_{DD}, OV_{DD}, DV_{DD}, CV_{DD}, EV_{DD}, L1VDD, LVDD, TH_VDD, USB_HVDD, USB_OVDD, AVDD_CGA1, AVDD_CGA2, AV_{DD}_PLAT, AVDD_D1, X1VDD, AVDD_SD1_PLL1, AVDD_SD1_PLL2. Drive PROG_SFP = GND
 - a. PORESET_B should be driven asserted and held during this step.
- 2. VDDC, VDD, USB_SVDD, S1VDD
 - a. When Deep Sleep is not used, it is recommended to source V_{DD} and V_{DDC} from same power supply.
 - b. When Deep Sleep is used, V_{DDC} should ramp up before V_{DD} . Alternatively V_{DD} may ramp up together with V_{DDC} provided that the relative timing between V_{DDC} and V_{DD} ramp up conforms to Figure 3-2
- 3. G1VDD

The supplies mentioned as OFF in "Status in Deep Sleep" column of Table 3-2 are switched ON while exit from Deep sleep power management mode. These supplies should also follow the same power up sequence as mentioned above.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

All supplies must be at their stable values within 75 ms.

Negate PORESET_B input when the required assertion/hold time has been met per Table 3-20.

NOTE

- EVT2_B may be unstable when PORESET_B is asserted. The signal should not be used to enable switchable power supplies during this period.
- Ramp rate requirements should be met per Table 3-6

Warning

Only 300,000 POR cycles are permitted per lifetime of a device. Note that this value is based on design estimates and is preliminary.

This figure provides the V_{DDC} and V_{DD} ramp up diagram.

Figure 3-2. V_{DDC} and V_{DD} ramp up diagram



For secure boot fuse programming, use the following steps:

- 1. After negation of PORESET_B, drive PROG_SFP = 1.8V after a required minimum delay per Table 3-5.
- After fuse programming is completed, it is required to return PROG_SFP = GND before the system is power cycled (PORESET_B assertion) or powered down (V_{DD} ramp down) per the required timing specified in Table 3-5. See "Security fuse processor", for additional details.

Warning

No activity other than that required for secure boot fuse programming is permitted while PROG_SFP is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while PROG_SFP = GND.

This figure provides the PROG_SFP timing diagram.

Figure 3-3. PROG_SFP timing diagram



Note: PROG_SFP must be stable at 1.8V prior to initiating fuse programming.

This table provides information on the power-down and power-up sequence parameters for PROG_SFP.

Table 3-5. PROG_SFP timing⁽⁵⁾

| Driver type | Min | Max Unit | | Notes |
|---------------------------|-----|----------|---------|-------|
| t PROG_SFP_DELAY | 100 | _ | SYSCLKs | (1) |
| t PROG_SFP_PROG | 0 | - | μs | (2) |
| t_ PROG_SFP_VDD | 0 | - | μs | (3) |
| t _{PROG_SFP_RST} | 0 | _ | μs | (4) |

- Notes: 1. Delay required from the deassertion of PORESET_B to driving PROG_SFP ramp up. Delay measured from PORESET_B deassertion at 90% OV_{DD} to 10% PROG_SFP ramp up.
 - 2. Delay required from fuse programming finished to PROG_SFP ramp down start. Fuse programming must complete while PROG_SFP is stable at 1.8V. No activity other than that required for secure boot fuse programming is permitted while PROG_SFP driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while PROG_SFP = GND. After fuse programming is completed, it is required to return PROG_SFP = GND.
 - Delay required from PROG_SFP ramp down complete to V_{DD} ramp down start. PROG_SFP must be grounded to minimum 10% PROG_SFP before V_{DD} is at 90% V_{DD}.
 - 4. Delay required from PROG_SFP ramp down complete to PORESET_B assertion. PROG_SFP must be grounded to minimum 10% PROG_SFP before PORESET_B assertion reaches 90% OV_{DD}.
 - 5. Only two secure boot fuse programming events are permitted per lifetime of a device.

3.3 Power-down requirements

The power-down cycle must complete such that power supply values are below 0.4V before a new power-up cycle can be started.

If performing secure boot fuse programming per Power sequencing, it is required that PROG_SFP = GND before the system is power cycled (PORESET_B assertion) or powered down (V_{DD} ramp down) per the required timing specified in Table 3-5.

3.4 Power-on ramp rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid excess in-rush current. This table provides the power supply ramp rate specifications.

Table 3-6.Power supply ramp rate

| Parameter | Min | Max | Unit | Notes |
|---|-----|------|------|--------|
| Required ramp rate for all voltage supplies (including $OV_{DD}/O1V_{DD}/DV_{DD}/$ $G1V_{DD}/S1V_{DD}/X1V_{DD}/LV_{DD}/L1V_{DD}/EV_{DD}/CV_{DD}$ all core and platform V_{DD} supplies, $D1_MV_{REF}$ and all AV_{DD} supplies.) | _ | 25 | V/ms | (1)(2) |
| Required ramp rate for PROG_SFP | - | 25 | V/ms | (1)(2) |
| Required ramp rate for USB_HV _{DD} | _ | 26.7 | V/ms | (1)(2) |

Notes: 1. Ramp rate is specified as a linear ramp from 10% to 90%. If non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.

2. Over full recommended operating temperature range (see Table 3-2).

3.5 Power characteristics

This table shows the power dissipations of the V_{DD} and V_{DDC} supply for various operating platform clock frequencies versus the core and DDR clock frequencies.

| | | DDR | | | | | | Power (W) | | | |
|-----------------------|---------------------------|------------------------|---|--------------------------|---------------------------|---------------|-----------------|------------------|--------------------|--|-----------|
| Core freq (MHz) | Platform freq (MHz) | data rate (MT/s) | V _{DD} , V _{DDC} (V) | S1V _{DD} (V) | Junction temp. (ºC) | Power mode | V _{DD} | V _{DDC} | \$1V _{DD} | Total Core and platform power (W) ⁽¹⁾ | Notes |
| 1500 | 600 | 1600 | 1.0 | 1.0 | 65 | Typical | 5.74 | 0.63 | 0.41 | 6.78 | (2)(3) |
| | | | | | 105 | Thermal | 7.51 | 0.91 | 0.47 | 8.89 | (5)(7) |
| | | | | | | Maximum | 8.26 | 0.91 | 0.47 | 9.64 | (4)(6)(7) |
| | | | | | 125 | Thermal | 9.29 | 1.09 | 0.49 | 10.87 | (5)(7) |
| | | | | | | Maximum | 10.05 | 1.09 | 0.49 | 11.63 | (4)(6)(7) |
| 1400 | 600 | 1600 | 1.0 | 1.0 | 65 | Typical | 5.62 | 0.63 | 0.41 | 6.65 | (2)(3) |
| | | | | | 105 | Thermal | 6.24 | 0.69 | 0.41 | 7.34 | (5)(7) |
| | | | | | | Maximum | 6.97 | 0.69 | 0.41 | 8.07 | (4)(6)(7) |
| | | | | | 125 | Thermal | 7.61 | 0.87 | 0.43 | 8.94 | (5)(7) |
| | | | | | | Maximum | 8.34 | 0.87 | 0.43 | 9.64 | (4)(6)(7) |
| 1200 | 500 | 1600 | 1.0 | 1.0 | 65 | Typical | 4.86 | 0.57 | 0.41 | 5.83 | (2)(3) |
| | | | | | 105 | Thermal | 5.52 | 0.63 | 0.41 | 6.56 | (5)(7) |
| | | | | | | Maximum | 6.12 | 0.63 | 0.41 | 7.17 | (4)(6)(7) |
| | | | | | 125 | Thermal | 6.89 | 0.81 | 0.43 | 8.13 | (5)(7) |
| | | | | | | Maximum | 7.49 | 0.81 | 0.43 | 8.73 | (4)(6)(7) |

Table 3-7.T1040 core power dissipation

Notes: 1. Combined power of V_{DDC}, V_{DD} and S1V_{DD} with platform at power-on reset default state, DDR controller and all SerDes banks active. Does not include I/O power.

- 2. Typical power assumes Dhrystone running with activity factor of 70% (on all cores) and is executing DMA on the platform with 100% activity factor.
- 3. Typical power based on nominal, processed device.
- 4. Maximum power assumes Dhrystone running with activity factor at 100% (on all cores) and is executing DMA on the platform at 115% activity factor.
- 5. Thermal power assumes Dhrystone running with activity factor of 70% (on all cores) and executing DMA on the platform at 100% activity factor.
- 6. Maximum power is provided for power supply design sizing.
- 7. Thermal and maximum power are based on worst case processed device.

| Core | Platform | DDR data rate | V | \$1V | Junction | Junction | | Power (W |) | Total Core and platform power (W) ⁽¹⁾ | Notes |
|-------|----------|------------------|----------------------|------|----------|----------|-----------------|------------------|------------|--|-----------|
| (MHz) | (MHz) | (MT/s) | V _{DDC} (V) | (V) | (ºC) | mode | V_{DD} | V _{DDC} | $S1V_{DD}$ | | |
| 1500 | 600 | 1600 | 1.0 | 1.0 | 65 | Typical | 4.58 | 0.63 | 0.41 | 5.62 | (2)(3) |
| | | | | | 105 | Thermal | 6.41 | 0.91 | 0.47 | 7.8 | (5)(7) |
| | | | | | | Maximal | 6.99 | 0.91 | 0.47 | 8.37 | (4)(6)(7) |
| | | | | | 125 | Thermal | 7.78 | 1.09 | 0.49 | 9.36 | (5)(7) |
| | | | | | | Maximal | 8.36 | 1.09 | 0.49 | 9.94 | (4)(6)(7) |
| 1400 | 600 | 1600 | 1.0 | 1.0 | 65 | Typical | 4.52 | 0.63 | 0.41 | 5.55 | (2)(3) |
| | | | | | 105 | Thermal | 5.05 | 0.69 | 0.41 | 6.14 | (5)(7) |
| | | | | | | Maximum | 5.61 | 0.69 | 0.41 | 6.71 | (4)(6)(7) |
| | | | | | 125 | Thermal | 6.42 | 0.87 | 0.43 | 7.72 | (5)(7) |
| | | | | | | Maximum | 6.98 | 0.87 | 0.43 | 8.28 | (4)(6)(7) |
| 1200 | 500 | 1600 | 1.0 | 1.0 | 65 | Typical | 3.90 | 0.57 | 0.41 | 4.87 | (2)(3) |
| | | | | | 105 | Thermal | 4.42 | 0.63 | 0.41 | 5.46 | (5)(7) |
| | | | | | | Maximum | 4.89 | 0.63 | 0.41 | 5.93 | (4)(6)(7) |
| | | | | | 125 | Thermal | 5.79 | 0.81 | 0.43 | 7.03 | (5)(7) |
| | | | | | | Maximum | 6.26 | 0.81 | 0.43 | 7.50 | (4)(6)(7) |

Table 3-8.T1020 core power dissipation

Notes: 1. Combined power of V_{DDC}, V_{DD} and S1V_{DD} with platform at power-on reset default state, DDR controller and all SerDes banks active. Does not include I/O power.

- 2. Typical power assumes Dhrystone running with activity factor of 80% (on all cores) and is executing DMA on the platform with 100% activity factor.
- 3. Typical power based on nominal, processed device.
- 4. Maximum power assumes Dhrystone running with activity factor at 100% (on all cores) and is executing DMA on the platform at 115% activity factor.
- 5. Thermal power assumes Dhrystone running with activity factor of 80% (on all cores) and executing DMA on the platform at 100% activity factor.
- 6. Maximum power is provided for power supply design sizing.
- 7. Thermal and maximum power are based on worst case processed device.

This table shows the power dissipation in deep sleep mode.

| Power (W) | | | Total Core and platform power (W) |
|-----------------|------------------|-------------------|-----------------------------------|
| V _{DD} | V _{DDC} | S1V _{DD} | |
| - | 0.4 | - | 0.4 |

Table 3-9.Deep sleep power dissipation, 1.0V, 35°C

Note: V_{DD} and $S1V_{DD}$ are switched off during deep sleep mode. This table provides low power mode saving estimation.

Table 3-10. Single core, Single cluster low power mode power savings, $1.0V 65^{\circ}C^{(1)(2)(3)}$

| Mode | Core Frequency = 1.0 GHz | Core Frequency = 1.2 GHz | Core Frequency = 1.4 GHz | Units | Comment | Notes |
|-------|-----------------------------|-----------------------------|-----------------------------|-------|--|--------|
| PH10 | 0.19 | 0.23 | 0.27 | Watts | Saving realized moving from PH00 to PH10 state, single core. | (4) |
| PH15 | 0.19 | 0.23 | 0.27 | Watts | Saving realized moving from PH10 state to PH15 state, single core. | (4) |
| LPM20 | 0.32 | 0.38 | 0.45 | Watts | Saving realized moving from PH15 to LPM20, single core | (4)(5) |

Notes: 1. Power for V_{DD} only.

2. Typical power assumes Dhrystone running (PH00 state) with activity factor of 70%.

3. Typical power based on nominal process distribution for this device.

4. PH10, PH15, LPM20 power savings with 1 core. Maximum savings would be N times, where N is the number of used cores.

5. LPM20 has all platform clocks disabled.

3.5.1 I/O DC power supply recommendation

This table provides the estimated I/O power numbers for each block: DDR, PCI Express, eLBC, eTSEC, SGMII, eSDHC, USB, eSPI, DUART, IIC, DIU, SATA and GPIO. Note that these numbers are based on design estimates only

Table 3-11.I/O power supply estimated values

| Interface | Parameter | Symbol | Typical | Maximum | Deep Sleep | Unit | Note |
|-------------|--------------------|----------------|---------|---------|------------|------|-----------|
| DDR3L | 1600MT/s data rate | G1VDD(1.35V) | 860 | 1760 | - | mW | (1)(2)(6) |
| DDR4 | 1600MT/s data rate | G1VDD(1.2V) | 660 | 1000 | _ | mW | (1)(8)(9) |
| PCI Express | 1x, 2.5 GT/s | X1VDD(1.35V) | 50 | 62 | _ | mW | (1)(4)(7) |
| | 2x, 2.5 GT/s | | 81 | 94 | | | |
| | 4x, 2.5 GT/s | | 145 | 158 | | | |
| | 8x, 2.5 GT/s | | 274 | 287 | | | |
| | 1x, 5 GT/s | | 50 | 70 | | | |
| | 2x, 5 GT/s | | 90 | 100 | | | |
| | 4x, 5 GT/s | | 150 | 160 | | | |
| | 8x, 5 GT/s | | 280 | 290 | | | |
| SGMII | 1x, 1.25 G-baud | X1VDD(1.35V) | 50 | 60 | _ | mW | (1)(4)(7) |
| | 2x, 1.25 G-baud | | 70 | 90 | | | |
| | 4x, 1.25 G-baud | | 130 | 140 | | | |
| SGMII | 1x, 5 G-baud | X1VDD(1.35V) | 50 | 70 | _ | mW | (1)(4)(7) |
| | 2x, 5 G-baud | | 90 | 100 | | | |
| SATA | 1x, 3.0 Gbps | X1VDD(1.35V) | 50 | 60 | - | mW | (1)(4)(7) |
| | 2x, 3.0 Gbps | | 70 | 80 | | | |
| IFC | 16-bit, 100MHz | OVDD(1.8V) | 35 | 61 | - | mW | (1)(3)(7) |
| EC1 | RGMII | L1VDD(2.5V) | 155 | 220 | 13 | mW | (1)(3)(7) |
| | RGMII | L1VDD(1.8V) | 115 | 180 | 11 | mW | (1)(3)(7) |
| | MII | L1VDD(3.3V) | 155 | 220 | 18 | mW | (1)(3)(7) |
| EC2 | RGMII | LVDD(2.5V) | 155 | 220 | - | mW | (1)(3)(7) |
| | RGMII | LVDD(1.8V) | 115 | 180 | - | | |
| eSDHC | | EVDD(3.3V) | 11 | 17 | _ | mW | (1)(3)(7) |
| | | EVDD(1.8V) | 7 | 10 | - | | |
| USB1, USB2 | | USB_HVDD(3.3V) | 40 | 60 | 60 | mW | (1)(3)(7) |
| | | USB_OVDD(1.8V) | 100 | 110 | 100 | | |
| eSPI | | CVDD(3.3V) | 14 | 22 | - | mW | (1)(3)(7) |
| | | CVDD(1.8V) | 11 | 16 | _ | | |
| DIU | | DVDD(3.3V) | 70 | 90 | _ | mW | (1)(3)(7) |
| QE | | DVDD(3.3V) | 15 | 21 | - | mW | (1)(3)(7) |
| | | DVDD(2.5V) | 11 | 17 | _ |] | |

| Interface | Parameter | Symbol | Typical | Maximum | Deep Sleep | Unit | Note |
|---------------------|-----------|--|---------|---------|------------|------|--------------|
| I2C | | DVDD(3.3V) | 14 | 22 | - | mW | (1)(3)(7) |
| | | DVDD(2.5V) | 10 | 16 | - | | |
| | | DVDD(1.8V) | 8 | 13 | - | | |
| DUART | | DVDD(3.3V) | 14 | 22 | _ | mW | (1)(3)(5)(7) |
| | | DVDD(2.5V) | 10 | 15 | _ | | |
| | | DVDD(1.8V) | 8 | 12 | _ | | |
| TDM | | DVDD(3.3V) | 10 | 14 | _ | mW | (1)(3)(7) |
| IEEE1588 | | LVDD(2.5V) | 16 | 21 | _ | mW | (1)(3)(7) |
| GPIO | x8 | 3.3V | 5 | 8 | _ | mW | (1)(3)(7) |
| | x8 | 2.5V | 4 | 7 | _ | | |
| | x8 | 1.8V | 3 | 5 | _ | | |
| System Control | | O1VDD(1.8V) | 45 | 70 | 9 | mW | (1)(3)(7) |
| PLL core and system | | AVDD_CGA1 (1.8V) | 20 | 20 | _ | mW | (1)(3)(7) |
| | | AVDD_CGA2 (1.8V) | + | | _ | | |
| | | AVDD_PLAT(1.8V) | + | | 2 | | |
| PLL DDR | | AVDD_D1(1.8V) | 30 | 40 | - | mW | (1)(3)(7) |
| PLL SerDes | | AVDD_SD1_PLL1, AVDD_SD1_PLL2(1.35V) | 50 | 50 | - | mW | (1)(3)(7) |
| PROG_SFP | | PROG_SFP (1.8V) | 173 | | _ | mW | _ |
| TH_VDD | | TH_VDD (1.8V) | 1 | | - | mW | - |

 Table 3-11.
 I/O power supply estimated values (Continued)

Notes: 1. The typical values are estimates based on simulations 65°C junction temperature.

- 2. Typical DDR power numbers are based on 2 Rank DIMM with 40% utilization.
- 3. Assuming 15 pF total capacitance load per pin.
- 4. The total power numbers of X1VDD is dependent on customer application use case. This table lists all the SerDes configurations possible for the device. To get the X1VDD power numbers, the user should add the combined lanes to match to the total SerDes Lanes used, not simply multiply the power numbers by the number of lanes.
- 5. GPIO are supported on OV_{DD} , $O1V_{DD}$, $L1V_{DD}$, LV_{DD} , DV_{DD} , CV_{DD} and EV_{DD} power rails.
- 6. Maximum DDR power numbers are based on 2 Ranks DIMM with 100% utilization.
- 7. The maximum values are dependent on actual use case such as what application, external components used, environmental conditions such as temperature voltage and frequency. This is not intended to be the maximum guaranteed power. Expect different results depending on the use case. The maximum values are estimated and they are based on simulations at 105°C junction temperature.
- 8. Typical DDR4 power numbers are based on single Rank DIMM with 40% utilization.
- 9. Maximum DDR4 power numbers are based on single Rank DIMM with 100% utilization.

3.6 Input clocks

3.6.1 System clock (SYSCLK) timing specifications

This section provides the system clock DC and AC timing specifications.

3.6.1.1 System clock DC timing specifications

This table provides the system clock (SYSCLK) DC specifications.

Table 3-12. SYSCLK DC electrical characteristics⁽³⁾

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|--|-----------------|-----|---------|------|------|-------|
| Input high voltage | V _{IH} | 1.2 | - | - | V | (1) |
| Input low voltage | V _{IL} | - | - | 0.6 | V | (1) |
| Input capacitance | C _{IN} | - | 7 | 12 | pF | - |
| Input current (O1V _{IN} = 0V or O1V _{IN} = O1V _{DD}) | I IN | - | - | ± 50 | μΑ | (2) |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max $O1v_{IN}$ values found in Table 3-2.

2. The symbol Ov_{IN} , in this case, represents the $O1v_{IN}$ symbol referenced in Recommended operating conditions.

3. At recommended operating conditions with $O1V_{DD} = 1.8V$, see Table 3-2.

3.6.1.2 System clock AC timing specifications

This table provides the system clock (SYSCLK) AC timing specifications.

Table 3-13.SYSCLK AC timing specifications⁽¹⁾

| Parameter/condition | Symbol | Min | Тур | Max | Unit | Notes |
|---|--------------------|------|-----|-------|------|--------|
| SYSCLK frequency | f SYSCLK | 64.0 | - | 133.3 | MHz | (2)(5) |
| SYSCLK cycle time | t SYSCLK | 7.5 | - | 15.6 | ns | (1)(2) |
| SYSCLK duty cycle | t /t KHK SYSCLK | 40 | - | 60 | % | (2) |
| SYSCLK slew rate | - | 1 | - | 4 | V/ns | (3) |
| SYSCLK peak period jitter | - | - | - | ± 150 | ps | - |
| SYSCLK jitter phase noise at –56 dBc | - | - | - | 500 | KHz | (4) |
| AC Input Swing Limits at 1.8V O1V _{DD} | ΔV_{AC} | 1.08 | - | 1.8 | V | - |

Notes: 1. **Caution:** The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency does not exceed their respective maximum or minimum operating frequencies.

2. Measured at the rising edge and/or the falling edge at $O1V_{DD}/2$.

3. Slew rate as measured from $0.35 \times O1V_{DD}$ to $0.65 \times O1V_{DD}$.

4. Phase noise is calculated as FFT of TIE jitter.

5. At recommended operating conditions with $O1V_{DD} = 1.8V$, see Table 3-2.

3.6.2 Spread-spectrum sources

Spread-spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content. The jitter specification given in Table 3-13 considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter should meet the chip's input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns; the chip is compatible with spread-spectrum sources if the recommendations listed in Table 3-13 are observed.

| Table 3-14. | Spread-spectrum clock source recommendations ⁽³ |
|-------------|--|
|-------------|--|

| Parameter | Min | Max | Unit | Notes |
|----------------------|-----|-----|------|--------|
| Frequency modulation | _ | 60 | kHz | _ |
| Frequency spread | _ | 1.0 | % | (1)(2) |

Notes: 1. SYSCLK frequencies that result from frequency spreading and the resulting core frequency must meet the minimum and maximum specifications given in Table 3-13.

2. Maximum spread-spectrum frequency may not result in exceeding any maximum operating frequency of the device.

3. At recommended operating conditions with $O1V_{DD} = 1.8V$, see Table 3-2.

CAUTION

The processor's minimum and maximum SYSCLK and core/ platform/DDR frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core/platform/DDR frequency should avoid violating the stated limits by using down-spreading only.

3.6.3 Real-time clock timing

The real-time clock timing (RTC) input is sampled by the platform clock. The output of the sampling latch is then used as an input to the counters of the MPIC and the time base unit of the core; there is no need for jitter specification. The minimum period of the RTC signal should be greater than or equal to 16x the period of the platform clock with a 50% duty cycle. There is no minimum RTC frequency; RTC may be grounded if not needed.

3.6.4 Gigabit Ethernet reference clock timing

This table provides the Ethernet gigabit reference clock DC specifications.

| Table 3-15. ECn_GTX_CLK125 DC electrical characteristics (L1VDD/LVDD=1. | .8V) |
|---|------|
|---|------|

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|--|-----------------|-----------|---------|-----------|------|--------|
| Input high voltage | V _{IH} | 0.7 * VDD | - | - | V | (2)(4) |
| Input low voltage | V _{IL} | - | - | 0.2 * VDD | V | (2)(4) |
| Input capacitance | C _{IN} | - | _ | 6 | pF | _ |
| Input current ($V_{IN} = 0V \text{ or } V_{IN} = L1V_{DD}$)/LV _{DD}) | I _{IN} | - | _ | ± 50 | μΑ | (3) |

Notes: 1. At recommended operating conditions with $L1V_{DD}/LV_{DD} = 1.8V$

2. The min V_{IL} and max V_{IH} values are based on the respective min and max V_{IN} values found in Table 3-2.

- 3. The symbol V_{IN} , in this case, represents the $L1V_{IN}/LV_{IN}$ symbol referenced in Recommended operating conditions.
- 4. ECn_GTX_CLK125 is powered by L1V_{DD} and LV_{DD}. VDD should be replaced by the respective IO power supply.

This table provides the Ethernet gigabit reference clock DC specifications.

| Table 3-16. | ECn GTX CLK125 DC electrical characteristics ((L1VDD/LVDD=2.5V) |
|-------------|---|
| | |

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|---|-----------------|-----------|---------|-----------|------|--------|
| Input high voltage | V _{IH} | 0.7 * VDD | _ | _ | V | (2)(4) |
| Input low voltage | V _{IL} | - | - | 0.2 * VDD | V | (2)(4) |
| Input capacitance | C _{IN} | - | - | 6 | pF | - |
| Input current ($V_{IN} = 0V$ or $V_{IN} = L1V_{DD}$ /LV _{DD}) | I IN | - | - | ± 50 | μΑ | (3) |

Notes: 1. At recommended operating conditions with $L1V_{DD}/LV_{DD} = 2.5V$

2. The min V_{IL} and max V_{IH} values are based on the respective min and max v_{IN} values found in Table 3-2.

3. The symbol v_{IN} in this case, represents the $L1v_{IN}/Lv_{IN}$ symbol referenced in Recommended operating conditions.

4. ECn_GTX_CLK125 is powered by L1V_{DD} and LV_{DD}. VDD should be replaced by the respective IO power supply.

This table provides the Ethernet gigabit reference clocks AC timing specifications.

 Table 3-17.
 ECn_GTX_CLK125 AC timing specifications ¹

| Parameter/Condition | Symbol | Min | Typical | Max | Unit | Notes |
|---|--|------------------|---------|------------------|------|-------|
| ECn_GTX_CLK125 frequency | t G125 | 125 – 100 ppm | 125 | 125 + 100 ppm | MHz | _ |
| ECn_GTX_CLK125 cycle time | t _{G125} | - | 8 | - | ns | - |
| ECn_GTX_CLK125 rise and fall time L1/LV _{DD} = 1.8V L1/LV _{DD} = 2.5V | t _{G125R} /t _{G125F} | _ | _ | 0.54 0.75 | ns | 2 |
| ECn_GTX_CLK125 duty cycle 1000Base–T for RGMII | t _{G125H} /t _{G125} | 40 | _ | 60 | % | 3 |
| ECn_GTX_CLK125 jitter | - | - | - | ± 150 | ps | 3 |

Notes: 1. At recommended operating conditions with $L1/LV_{DD} = 1.8V \pm 90mV / 2.5V \pm 125 mV$.

- 2. Rise and fall times for ECn_GTX_CLK125 are measured from 0.5 and 2.0V for L1/LV_{DD} = 2.5V.
- 3. ECn_GTX_CLK125 is used to generate the GTX clock for the Ethernet transmitter. See "RGMII AC timing specifications" for duty cycle for 10Base-T and 100Base-T reference clock.

3.6.5 DDR clock timing

This section provides the DDR clock DC and AC timing specifications.

3.6.5.1 DDR clock DC timing specifications

This table provides the DDR clock (DDRCLK) DC specifications.

Table 3-18. DDRCLK DC electrical characteristics³

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|--|-----------------|------|---------|------|------|-------|
| Input high voltage | V _{IH} | 1.25 | - | - | V | 1 |
| Input low voltage | V _{IL} | - | - | 0.6 | V | 1 |
| Input capacitance | C _{IN} | - | 7 | 12 | pF | - |
| Input current ($OV_{IN} = OV \text{ or } OV_{IN} = OV_{DD}$) | I IN | - | - | ± 50 | μA | 2 |

Notes: 1. The min V_{II} and max V_{II} values are based on the respective min and max Ov_{II} values found in Table 3-2.

2. The symbol Ov_{IN} , in this case, represents the Ov_{IN} symbol referenced in "Recommended operating conditions".

3. At recommended operating conditions with $OV_{DD} = 1.8V$, see Table 3-2.

3.6.5.2 DDR clock AC timing specifications

This table provides the DDR clock (DDRCLK) AC timing specifications.

| Table 3-19. | DDRCI K AC timing | specifications ⁵ |
|-------------|-----------------------|-----------------------------|
| | DDINCLIN AC LIIIIIIIg | specifications |

| Parameter/Condition | Symbol | Min | Тур | Max | Unit | Notes |
|--|---------------------------------------|------|-----|-------|------|-------|
| DDRCLK frequency | f DDRCLK | 64.0 | - | 133.3 | MHz | 1, 2 |
| DDRCLK cycle time | t _{DDRCLK} | 7.5 | - | 15.6 | ns | 1, 2 |
| DDRCLK duty cycle | t _{khk} /t _{ddrclk} | 40 | _ | 60 | % | 2 |
| DDRCLK slew rate | _ | 1 | _ | 4 | V/ns | 3 |
| DDRCLK peak period jitter | _ | _ | _ | ± 150 | ps | - |
| DDRCLK jitter phase noise at –56 dBc | _ | _ | _ | 500 | KHz | 4 |
| AC Input Swing Limits at 1.8V OV _{DD} | ΔV_{AC} | 1.08 | - | 1.8 | V | - |

Notes: 1. **Caution:** The relevant clock ratio settings must be chosen such that the resulting DDRCLK frequency does not exceed their respective maximum or minimum operating frequencies.

- 2. Measured at the rising edge and/or the falling edge at $OV_{DD}/2$.
- 3. Slew rate as measured from $0.35 \times OV_{DD}$ to $0.65 \times OV_{DD}$.
- 4. Phase noise is calculated as FFT of TIE jitter.
- 5. At recommended operating conditions with OV_{DD} = 1.8V, see Table 3-2.

3.6.6 Differential System clock (DIFF_SYSCLK/DIFF_SYSCLK_B) timing specifications

"Single Oscillator Source" clocking mode requires single onboard oscillator to provide reference clock input to Differential System clock pair (DIFF_SYSCLK/ DIFF_SYSCLK_B).

This Differential clock pair can be configured to provide clock to Core, Platform, DDR and USB PLL's

This figure shows a receiver reference diagram of the Differential System clock.

Figure 3-4. LVDS receiver



This section provides the differential system clock DC and AC timing specifications.

3.6.6.1 Differential System clock DC timing specifications

For DC timing specification, see "DC-level requirement for SerDes reference clocks" .

The Differential System clock receivers core power supply voltage requirements $(O1V_{DD})$ are as specified in Recommended operating conditions.

The Differential system clock can also be single-ended. For this DIFF_SYSCLK_B should be connected to $O1V_{DD}/2$.

3.6.6.2 Differential System clock AC timing specifications

Differential System clock (DIFF_SYSCLK/DIFF_SYSCLK_B) input pair supports input clock frequency of 100 MHz.

For AC timing specification, see "AC requirements for SerDes reference clocks"

Spread Spectrum clocking is not supported on Differential System clock pair input.

3.6.7 Other input clocks

A description of the overall clocking of this device is available in the chip reference manual in the form of a clock subsystem block diagram. For information about the input clock requirements of functional modules sourced external of the chip, such as SerDes, Ethernet management, eSDHC, IFC, see the specific interface section.

3.7 RESET initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements. This table describes the AC electrical specifications for the RESET initialization timing.

 Table 3-20.
 RESET Initialization timing specifications

| Parameter/Condition | Min | Max | Unit | Notes |
|--|-----|-----|---------|--------|
| Required assertion time of PORESET_B | 1 | _ | ms | (1) |
| Required input assertion time of HRESET_B | 32 | - | SYSCLKs | (2)(3) |
| Maximum rise/fall time of HRESET_B | - | 10 | SYSCLK | (4) |
| Maximum rise/fall time of PORESET_B | - | 1 | SYSCLK | (4) |
| PLL input setup time with stable SYSCLK before HRESET_B negation | 100 | - | μs | - |
| Input setup time for POR configs with respect to negation of PORESET_B | 4 | _ | SYSCLKs | (2) |
| Input hold time for all POR configs with respect to negation of PORESET_B | 2 | - | SYSCLKs | (2) |
| Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of PORESET_B | _ | 5 | SYSCLKs | (2) |

Notes: 1. PORESET_B must be driven asserted before the core and platform power supplies are powered up.

- 2. SYSCLK is the primary clock input for the chip.
- 3. The device asserts HRESET_B as an output when PORESET_B is asserted to initiate the power-on reset process. The
- 4. device releases HRESET_B sometime after PORESET_B is deasserted. The exact sequencing of HRESET_B deassertion is documented in section "Power-On Reset Sequence" in the chip reference manual.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

This table provides the PLL lock times.

Table 3-21. PLL lock times

| Parameter/Condition | Min | Max | Unit | Notes |
|---|-----|-----|------|-------|
| PLL lock times (Core, platform, DDR only) | - | 100 | μs | - |

3.8 DDR4 and DDR3L SDRAM controller

This section describes the DC and AC electrical specifications for the DDR4 and DDR3L SDRAM controller interface. Note that the required $G1V_{DD}(typ)$ voltage is 1.2V when interfacing to DDR4 SDRAM and the $G1V_{DD}(typ)$ voltage is 1.35V when interfacing to DDR3L SDRAM.

3.8.1 DDR4 and DDR3L SDRAM interface DC electrical characteristics

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3L SDRAM.

| Parameter | Symbol | Min | Max | Unit | Note |
|---|-----------------|------------------------------|-----------------------------|------|-----------|
| I/O reference voltage | $D1_MV_{REF}$ | $0.49 \times G1V_{DD}$ | $0.51 \times G1V_{DD}$ | V | (2)(3)(4) |
| Input high voltage | v _{IH} | D1_MV _{REF} + 0.090 | G1V _{DD} | V | (5) |
| Input low voltage | V _{IL} | GND | D1_MV _{REF} -0.090 | V | (5) |
| I/O leakage current | l _{oz} | -100 | 100 | μA | (6) |
| Output high current (V_{out} = 0.641V) | I _{ОН} | _ | -23.3 | mA | (7)(8) |
| Output low current (V _{out} =0.641V) | I _{OL} | 23.3 | - | mA | (7)(8) |

| Table 3-22. | DDR3L SDRAM interface DC electrical characteristics (G1V _{DD} = 1.35V) ⁽¹⁾⁽⁹⁾ |
|-------------|---|
|-------------|---|

Notes: 1. G1V_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The voltage supply of DRAM and memory controller may or may not be from the same source.

- 2. D1_MV_{REF} is expected to be equal to $0.5 \times G1V_{DD}$ and to track $G1V_{DD}$ DC variations as measured at the receiver. Peak- to-peak noise on D1_MV_{REF} may not exceed the D1_MV_{REF} DC level by more than ±1% of G1V_{DD} (that is, ±13.5mV).
- 3. $V_{\tau\tau}$ is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to D1_MV_{REF} with a min value of D1_MV_{REF} 0.04 and a max value of D1_MV_{REF} + 0.04. V_t should track variations in the DC level of D1_MV_{REF}.
- 4. The voltage regulator for D1_MV_{REF} must meet the specifications stated in Table 3-24.
- 5. Input capacitance load for DQ, DQS, and DQS_B are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, $0V \le V_{OUT} \le G1V_{DD}$.
- 7. See the IBIS model for the complete output IV curve characteristics.
- 8. I_{OH} and I_{oL} are measured at G1V_{DD} = 1.283V.
- 9. For recommended operating conditions, see Table 3-2.

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR4 SDRAM.

Table 3-23. DDR4 SDRAM interface DC electrical characteristics $(G1V_{DD} = 1.2V)^{(1)(8)}$

| Parameter | Symbol | Min | Max | Unit | Note |
|--|-----------------|---------------------------------|---------------------------------|------|--------|
| Input low | V _{IL} | _ | 0.7 × G1V _{DD} - 0.175 | V | (3)(7) |
| Input high | V _{IH} | 0.7 × G1V _{DD} + 0.175 | _ | V | (3)(7) |
| Output high current (V_{out} = 0.57V) | I _{он} | _ | -20.7 | mA | (4)(5) |
| Output low current (V_{out} =0.57V) | I _{OL} | 20.7 | - | mA | (4)(5) |
| I/O leakage current | l _{oz} | -100 | 100 | μA | (6) |

Notes: 1. G1V_{DD} is expected to be within 60 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.

- 2. VTT and VREFCA are applied directly to the DRAM device. Both VTT and VREFCA voltages must track G1VDD/2.
- 3. Input capacitance load for MDQ, MDQS, and MDQS_B are available in the IBIS models.
- 4. I_{OH} and I_{oL} are measured at $G1V_{DD} = 1.14V$.
- 5. Refer to the IBIS model for the complete output IV curve characteristics.

- 6. Output leakage is measured with all outputs disabled, $0V \le V_{out} \le G1V_{DD}$.
- 7. Internal Vref for data bus must be set to $0.7 \times G1V_{DD}$.
- 8. For recommended operating conditions, see Table 3-2.

This table provides the current draw characteristics for D1_MV_{REF}.

Table 3-24. Current draw characteristics for D1_MV¹

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|---------------|-----|-----|------|-------|
| Current draw for DDR3L SDRAM for D1_MV $_{\scriptscriptstyle \rm REF}$ | I D1_MVREF | _ | 500 | μΑ | - |

Note: 1. For recommended operating conditions, see Table 3-2.

3.8.2 DDR4 and DDR3L SDRAM interface AC timing specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports DDR4 and DDR3L memories. Note that the required $G1v_{DD}(typ)$ voltage is 1.35V or 1.2V when interfacing to DDR3L or DDR4 SDRAM respectively.

3.8.2.1 DDR4 and DDR3L SDRAM interface input AC timing specifications

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3L SDRAM.

 Table 3-25.
 DDR3L SDRAM interface input AC timing specifications¹

| Parameter | | Symbol | Min | Max | Unit | Notes |
|-----------------------|-----------------------|-------------------|-----------------|-----------------|------|-------|
| AC input low voltage | > 1200 MT/s data rate | V _{ILAC} | _ | D1_MVREF- 0.135 | V | Ι |
| | = 1200 MT/s data rate | | | D1_MVREF- 0.160 | | |
| AC input high voltage | > 1200 MT/s data rate | V _{IHAC} | D1_MVREF+ 0.135 | - | V | - |
| | = 1200 MT/s data rate | | D1_MVREF+ 0.160 | | | |

Note: 1. For recommended operating conditions, see Table 3-2.

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR4 SDRAM.

 Table 3-26.
 DDR4 SDRAM interface input AC timing specifications¹

| Parameter | | Symbol | Min | Max | Unit | Notes |
|-----------------------|----------------------------|-------------------|---------------------|---------------------|------|-------|
| AC input low voltage | \leq 1600 MT/s data rate | V _{ILAC} | _ | 0.7 × G1VDD – 0.175 | V | - |
| AC input high voltage | \leq 1600 MT/s data rate | V _{IHAC} | 0.7 × G1VDD + 0.175 | - | V | _ |

Note: 1. For recommended operating conditions, see Table 3-2.

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3L and DDR4 SDRAM.

 Table 3-27.
 DDR4 and DDR3L SDRAM interface input AC timing specifications⁽³⁾

| Parameter | Symbol | Min | Max | Unit | Notes |
|-----------------------------------|---------------------|------|-----|------|--------|
| Controller Skew for MDQS-MDQ/MECC | t _{CISKEW} | | | ps | |
| 1600 MT/s data rate | | -112 | 112 | | (1) |
| 1300 MT/s data rate | | -125 | 125 | | (1) |
| 1200 MT/s data rate | | -142 | 142 | | (1)(4) |
| 1000 MT/s data rate | | -170 | 170 | | (1)(4) |
| Tolerated Skew for MDQS-MDQ/MECC | t _{DISKEW} | | | ps | |
| 1600 MT/s data rate | | -200 | 200 | | (2) |
| 1300 MT/s data rate | | -250 | 250 | | (2) |
| 1200 MT/s data rate | | -275 | 275 | | (2)(4) |
| 1000 MT/s data rate | | -300 | 300 | | (2)(4) |

Notes: 1. t_{ossew} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This must be subtracted from the total timing budget.

- 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW} . This can be determined by the following equation: $t_{\text{DISKEW}} = \pm (T \div 4 abs(t_{\text{CISKEW}}))$ where T is the clock period and $abs(t_{\text{CISKEW}})$ is the absolute value of t_{CISKEW} .
- 3. For recommended operating conditions, see Table 3-2.
- 4. DDR3L only

This figure shows the DDR4 and DDR3L SDRAM interface input timing diagram.



Figure 3-5. DDR4 and DDR3L SDRAM Interface Input Timing Diagram

3.8.2.2 DDR4 and DDR3L SDRAM interface output AC timing specifications This table contains the output AC timing targets for the DDR4 SDRAM interface.

| Parameter | Symbol ⁽¹⁾ | Min | Max | Unit | Notes |
|--|-----------------------|---|--|------|--------|
| MCK[n] cycle time | t _{мск} | 1250 | 1876 | ps | (2) |
| ADDR/CMD output setup with respect to MCK | t DDKHAS | | | ps | |
| 1600 MT/s data rate | | 495 | - | | (3) |
| 1300 MT/s data rate | | 606 | - | | (3) |
| 1200 MT/s data rate | | 675 | - | | (3)(6) |
| 1000 MT/s data rate | | 744 | - | | (3)(6) |
| ADDR/CMD output hold with respect to MCK | t DDKHAX | | | ps | |
| 1600 MT/s data rate | | 495 | - | | (3) |
| 1300 MT/s data rate | | 606 | - | | (3) |
| 1200 MT/s data rate | | 675 | - | | (3)(6) |
| 1000 MT/s data rate | | 744 | - | | (3)(6) |
| MCK to MDQS Skew | t DDKHMH | | | ps | (4) |
| > 1000 MT/s data rate, = 1600 MT/s data rate | | -245 | 245 | | (7) |
| MDQ/MECC/MDM output Data eye | t DDKXDEYE | | | ps | |
| 1600 MT/s data rate | | 400 | _ | | (5) |
| 1300 MT/s data rate | | 500 | _ | | (5) |
| 1200 MT/s data rate | | 550 | _ | | (5)(6) |
| 1000 MT/s data rate | | 600 | _ | | (5)(6) |
| MDQS preamble | t DDKHMP | $900 \times t_{\rm MCK}$ | - | ps | - |
| MDQS postamble | t DDKHME | $400 \times t_{\scriptscriptstyle MCK}$ | $600 	imes t_{\scriptscriptstyle MCK}$ | ps | - |

| Table 3-28. | DDR4 and DDR3L SDRAM interface output AC timing specifications ⁽⁸⁾ |
|-------------|---|
|-------------|---|

Notes: 1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.

- 2. All MCK/MCK_B and MDQS/MDQS_B referenced measurements are made from the crossing of the two signals.
- 3. ADDR/CMD/CNTL includes all DDR SDRAM output signals except MCK/MCK_B, MCS_B, and MDQ/MECC/MDM/MDQS.
- 4. Note that t_{DOKHMH} follows the symbol conventions described in note 1. For example, t_{DOKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DOKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the chip reference manual for a description and explanation of the timing modifications enabled by the use of these bits.
- 5. Available eye for data (MDQ), ECC (MECC), and data mask (MDM) outputs at the pin of the processor. Memory controller will center the strobe (MDQS) in the available data eye at the DRAM (end point) during the initialization.

- 6. DDR3L only
- 7. Note that it is required to program the start value of the MDQS adjust for write leveling.
- 8. For recommended operating conditions, see Table 3-2.

NOTE

For the ADDR/CMD/CNTL setup and hold specifications in Table 3-28, it is assumed that the clock control register is set to adjust the memory clocks by ³/₄ applied cycle.

This figure shows the DDR4 and DDR3L SDRAM interface output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).





This figure shows the DDR4 and DDR3L SDRAM output timing diagram.



Figure 3-7. DDR4 and DDR3L output timing diagram

3.9 eSPI interface

This section describes the DC and AC electrical specifications for the eSPI interface.

3.9.1 eSPI DC electrical characteristics

This table provides the DC electrical characteristics for the eSPI interface operating at CV_{DD} = 1.8V.

Table 3-29.eSPI DC electrical characteristics (1.8V)¹

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * CVDD | _ | V | 2 |
| Input low voltage | V _{IL} | - | 0.2 * CVDD | V | 2 |
| Input current (V_{IN} = 0V or V_{IN} = CV_{DD}) | I IN | - | ±50 | μA | 3 |
| Output high voltage (CV _{DD} = min, I _{OH} = -0.5 mA) | V _{OH} | 1.35 | _ | V | - |
| Output low voltage (CV _{DD} = min, I _{OL} = 0.5 mA) | V _{OL} | - | 0.4 | V | _ |

Notes: 1. For recommended operating conditions, see Table 3-2.

- 2. The min V_{IL} and max V_{IH} values are based on the respective min and max CV_{IN} values found in Table 3-2.
- 3. The symbol V_{IN} , in this case, represents the CV_{IN} symbol referenced in Recommended operating conditions.

This table provides the DC electrical characteristics for the eSPI interface operating at CV_{DD} = 3.3V.

Table 3-30.eSPI DC electrical characteristics (3.3V)¹

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * CVDD | - | V | 2 |
| Input low voltage | V _{IL} | - | 0.2 * CVDD | V | 2 |
| Input current (V_{IN} = 0V or V_{IN} = CV _{DD}) | I IN | - | ±50 | μΑ | - |
| Output high voltage (CV _{DD} = min, I _{OH} = -2.0 mA) | v _{oh} | 2.4 | _ | V | _ |
| Output low voltage (CV _{DD} = min, I _{ot} = 2.0 mA) | V _{OL} | _ | 0.4 | V | _ |

Notes: 1. For recommended operating conditions, see Table 3-2.

2. The min V_{IL} and max V_{IH} values are based on the respective min and max Cv_{IN} values found in Table 3-2.

3.9.2 eSPI AC timing specifications

This table provides the eSPI input and output AC timing specifications.

Table 3-31.eSPI AC timing specifications⁽³⁾

| Parameter/Condition | Symbol ⁽²⁾ | Min | Max | Unit | Notes |
|--|-----------------------|--|--|------|--------|
| SPI_MOSI output-Master data (internal clock) hold time | ^t NIKHOX | –0.49 + (t _{PLATFORM_CLK/2} [*] SPMODE[HO_ADJ]) | _ | ns | (1)(2) |
| SPI_MOSI output-Master data (internal clock) delay | t _{NIKHOV} | _ | 0.89 + (t _{PLATFORM_CLK/2} * SPMODE[HO_ADJ]) | ns | (1)(2) |
| SPI_CS outputs-Master data (internal clock) hold time | t _{NIKHOX2} | -100 | _ | ps | (1) |
| SPI_CS outputs-Master data (internal clock) delay | t _{NIKHOV2} | - | 6.0 | ns | (1) |
| SPI inputs-Master data (internal clock) input setup time | t _{NIIVKH} | 6.6 | _ | ns | _ |
| SPI inputs-Master data (internal clock) input hold time | t _{NIIXKH} | 0 | _ | ns | _ |
| Clock-high time | t _{NIKCKH} | 4 | _ | ns | |
| Clock–low time | ^t NIKCKL | 4 | _ | ns | _ |

Notes: 1. See the chip reference manual for details about the SPMODE register.

2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOV} symbolizes the NMSI outputs internal timing (NI) for the time t_{sPI} memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).

4. Refer AN4375 to calculate maximum achievable eSPI interface frequency on a system.

This figure provides the AC test load for the eSPI.





This figure provides the eSPI clock output timing diagram.

Figure 3-9. eSPI clock output timing diagram



Note: 1. SPICLK appears on the interface only after CS assertion.

This figure represents the AC timing from Table 3-31 in master mode (internal clock). Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also, note that the clock edge is selectable on eSPI.





3.10 DUART interface

This section describes the DC and AC electrical specifications for the DUART interface.

3.10.1 DUART DC electrical characteristics

This table provides the DC electrical characteristics for the DUART interface at DV_{DD} = 3.3V.

| Table 3-32. | DUART DC electrical characteristics | (3.3V) | (3) |
|-------------|-------------------------------------|--------|-----|
| | | / | |

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|---------|---------|------|--------|
| Input high voltage | V _{IH} | 0.7*VDD | _ | V | (1)(4) |
| Input low voltage | V _{IL} | _ | 0.2*VDD | V | (1)(4) |
| Input current (V_{IN} = 0V or V_{IN} = DV _{DD}) | I IN | _ | ±50 | μΑ | (3) |
| Output high voltage | V _{OH} | 2.4 | _ | V | _ |
| (DV _{DD} = min, I _{OH} = –2.0 mA) | | | | | |
| Output low voltage | V _{OL} | _ | 0.4 | V | _ |
| $(DV_{DD} = min, I_{ol} = 2.0 mA)$ | | | | | |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the min and max Dv_{IN} respective values found in Table 3-2.

- 2. The symbol Dv_{IN} represents the input voltage of the supply. It is referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.
- 4. VDD should be replaced by the respective IO power supply.

This table provides the DC electrical characteristics for the DUART interface at DV_{DD} = 2.5V.

Table 3-33.DUART DC electrical characteristics(2.5V)⁽³⁾

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|---------|---------|------|--------|
| Input high voltage | V _{IH} | 0.7*VDD | - | V | (1)(4) |
| Input low voltage | V _{IL} | - | 0.2*VDD | V | (1)(4) |
| Input current (DV_{IN} = 0V or DV_{IN} = DV_{DD}) | I _{IN} | - | ±50 | μΑ | (2) |
| Output high voltage (DV_{DD} = min, I_{OH} = -1 mA) | V _{OH} | 2.0 | - | V | - |
| Output low voltage (DV _{DD} = min, I_{ot} = 1 mA) | V _{OL} | - | 0.4 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the min and max Dv_{IN} respective values found in Table 3-2.

- 2. The symbol Dv_{IN} represents the input voltage of the supply. It is referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.
- 4. VDD should be replaced by the respective IO power supply.

This table provides the DC electrical characteristics for the DUART interface at DV_{DD} = 1.8V.

Table 3-34.DUART DC electrical characteristics(1.8V)³

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|---------|---------|------|-------|
| Input high voltage | V _{IH} | 0.7*VDD | - | V | 1, 4 |
| Input low voltage | V _{IL} | - | 0.2*VDD | V | 1, 4 |
| Input current (DV _{IN} = 0V or DV _{IN} = DV _{DD}) | l IN | - | ±50 | μΑ | 2 |
| Output high voltage (DV _{DD} = min, I_{OH} = -0.5 mA) | V _{OH} | 1.35 | - | V | - |
| Output low voltage (DV_{DD} = min, I_{OL} = 0.5 mA) | V _{OL} | - | 0.4 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the min and max Dv_{IN} respective values found in Table 3-2.

2. The symbol Dv_{IN} represents the input voltage of the supply. It is referenced in Recommended operating conditions.

- 3. For recommended operating conditions, see Table 3-2.
- 4. VDD should be replaced by the respective IO power supply.

3.10.2 DUART AC electrical specifications

This table provides the AC timing parameters for the DUART interface.

| Table 3-35. | DUART AC timing specifications |
|-------------|--------------------------------|
|-------------|--------------------------------|

| Parameter | Value | Unit | Notes | |
|-------------------|------------------------------------|------|-------|--|
| Minimum baud rate | f _{PLAT} /(2 × 1,048,576) | baud | 1, 3 | |
| Maximum baud rate | f _{PLAT} /(2 × 16) | baud | 1, 2 | |

Notes: 1. f_{PLAT} refers to the internal platform clock.

- 2. The actual attainable baud rate is limited by the latency of interrupt processing.
- 3. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

3.11 Ethernet interface, Ethernet management interface, IEEE Std 1588™

This section provides the AC and DC electrical characteristics for the Ethernet controller and the Ethernet management interface.

3.11.1 SGMII interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the chip, as shown in Figure 3-11, where C_{TX} is the external (on board) AC-coupled capacitor. Each SerDes transmitter differential pair features 100- Ω output impedance. Each input of the SerDes receiver differential pair features 50- Ω on-die termination to XGND*n*. The reference circuit of the SerDes transmitter and receiver is shown in Figure 3-63.

3.11.1.1 SGMII clocking requirements for SD1_REF_CLKn_P and SD1_REF_CLKn_N

When operating in SGMII mode, the ECn_GTX_CLK125 clock is not required for this port. Instead, a Ser-Des reference clock is required on SD1_REF_CLK[1:2]_P and SD1_REF_CLK[1:2]_N pins. SerDes lanes may be used for SerDes SGMII configurations based on the RCW Configuration field SRDS_PRTCL. For more information on these specifications, see "SerDes reference clocks".

3.11.1.2 SGMII DC electrical characteristics

This section discusses the electrical characteristics for the SGMII interface.

3.11.1.2.1 SGMII transmit DC specifications

This table describes the SGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD1_TXn_P and SD1_TXn_N)as shown in Figure 3-12.

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|---|---------------------|---------------------------------------|-------|------------------------------|------|--------------------------|
| Output high voltage | V _{OH} | _ | _ | $1.5 \times IV_{OD}I_{-max}$ | mV | (1) |
| Output low voltage | V _{OL} | IV _{OD} I _{-min} /2 | - | _ | mV | (1) |
| | I V _{OD} I | 320 | 500.0 | 725.0 | mV | TECR0[AMP_RED]=0b00 0000 |
| | | 293.8 | 459.0 | 665.6 | | TECR0[AMP_RED]=0b00 0001 |
| (2)(2)(5) | | 266.9 | 417.0 | 604.7 | | TECR0[AMP_RED]=0b00 0011 |
| Output differential voltage $(2)(3)(3)$ | | 240.6 | 376.0 | 545.2 | | TECR0[AMP_RED]=0b00 0010 |
| (AV DD-Typ at 1.55V) | | 213.1 | 333.0 | 482.9 | | TECR0[AMP_RED]=0b00 0110 |
| | | 186.9 | 292.0 | 423.4 | | TECR0[AMP_RED]=0b00 0111 |
| | | 160.0 | 250.0 | 362.5 | | TECR0[AMP_RED]=0b01 0000 |
| Output impedance (differential) | R _o | 80 | 100 | 120 | Ω | _ |

| Table 3-36. | SGMII DC transmitter electrical characteristics (X1V _{DD} = 1.35V) ⁽⁴ |
|-------------|---|
|-------------|---|

Notes: 1. This does not align to DC-coupled SGMII.

2. $I V_{OD} I = I V_{SD TXn P} - V_{SD TXn N} I I V_{OD} I$ is also referred to as output differential peak voltage. $V_{TX-DIFFp-p} = 2 \times I V_{OD} I$.

3. The I V_{OD} I value shown in the Typ column is based on the condition of XVDD_SRDSn-Typ = 1.35V, no common mode offset variation. SerDes transmitter is terminated with 100- Ω differential load between SDn_TXn_P and SDn_TXn_N.

4. For recommended operating conditions, see Table 3-2.

5. Example amplitude reduction setting for SGMII on SerDes1 lane E: SRDS1LN4TECR0[AMP_RED] = 0b000001 for an output differential voltage of 459 mV typical.
This figure shows an example of a 4-wire AC-coupled SGMII serial link connection.



Figure 3-11. 4-wire AC-coupled SGMII serial link connection example

This figure shows the SGMII transmitter DC measurement circuit.

Figure 3-12. SGMII transmitter DC measurement circuit



3.11.1.2.2 SGMII DC receiver electrical characteristics

This table lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

| Table 3-37. | SGMII DC receiver electrical characteristics (| S1VDD = 1.0V) | (4) |
|-------------|--|---------------|-----|
| | | / | |

| Parameter | | Symbol | Min | Тур | Max | Unit | Notes |
|---------------------------------------|----------------|----------------------|-----|-----|------|------|--------|
| DC input voltage range | | - | N/A | | | _ | (1) |
| Input differential | REIDL_TH = 001 | v | 100 | - | 1200 | mV | (2)(5) |
| voltage | REIDL_TH = 100 | RX_DIFFp-p | 175 | - | | | |
| | REIDL_TH = 001 | V _{LOS} | 30 | - | 100 | mV | (3)(5) |
| Loss of signal threshold | REIDL_TH = 100 | | 65 | _ | 175 | | |
| Receiver differential input impedance | | Z _{RX_DIFF} | 80 | _ | 120 | Ω | _ |

Notes: 1. Input must be externally AC coupled.

- 2. $V_{RX_DIFF_{P,P}}$ is also referred to as peak-to-peak input differential voltage.
- The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. See PCI Express DC physical layer receiver specifications, and PCI Express AC physical layer receiver specifications, for further explanation.
- 4. For recommended operating conditions, see Table 3-2.
- 5. The REIDL_TH shown in the table refers to the chip's SRDSxLNmGCR1[REIDL_TH] bit field.

3.11.1.3 SGMII AC timing specifications

This section discusses the AC timing specifications for the SGMII interface.

3.11.1.3.1 SGMII transmit AC timing specifications

This table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|--------------------------------------|-----------------|------------------|-----|------------------|--------|-------|
| Deterministic jitter | JD | - | - | 0.17 | UI p-p | - |
| Total jitter | JT | - | - | 0.35 | UI p-p | 2 |
| Unit Interval: 1.25 GBaud (SGMII) | UI | 800 – 100 ppm | 800 | 800 + 100 ppm | ps | 1 |
| AC coupling capacitor | C _{TX} | 10 | _ | 200 | nF | 3 |

 Table 3-38.
 SGMII transmit AC timing specifications4

Notes: 1. Each UI is 800 ps ± 100 ppm.

- 2. See Figure 3-14 for single frequency sinusoidal jitter measurements.
- 3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter output.
- 4. For recommended operating conditions, see Table 3-2.

3.11.1.3.2 SGMII AC measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD1_TXn_P and SD1_TXn_N) or at the receiver inputs (SD1_RXn_P and SD1_RXn_N) respectively, as depicted in this figure.

Figure 3-13. SGMII AC test/measurement load



3.11.1.3.3 SGMII receiver AC timing Specification

This table provides the SGMII receiver AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

 Table 3-39.
 SGMII Receive AC timing specifications⁽³⁾

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|--|------------|---------------|-----|-------------------|--------|--------|
| Deterministic jitter tolerance | J | _ | _ | 0.37 | UI p-p | (1) |
| Combined deterministic and random jitter tolerance | J DR | _ | _ | 0.55 | UI p-p | (1) |
| Total jitter tolerance | J_{τ} | _ | _ | 0.65 | UI p-p | (1)(2) |
| Bit error ratio | BER | - | _ | 10 ⁻¹² | _ | - |
| Unit Interval: 1.25 GBaud (SGMII) | UI | 800 – 100 ppm | 800 | 800 + 100 ppm | ps | (1) |

Notes: 1. Measured at receiver

- 2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 3-14. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
- 3. For recommended operating conditions, see Table 3-2.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of this figure.





3.11.2 QSGMII interface

This section describes the QSGMII clocking and its DC and AC electrical characteristics.

- 3.11.2.1 QSGMII clocking requirements for SDn_REF_CLKn and SDn_REF_CLKn_B For more information on these specifications, see SerDes reference clocks.
- 3.11.2.2 QSGMII DC electrical characteristics

This section discusses the electrical characteristics for the SGMII interface.

3.11.2.2.1 QSGMII transmitter DC specifications

This table describes the QSGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD*n*_TX*n* and SD*n*_TX*n*_B).

 Table 3-40.
 QSGMII DC transmitter electrical characteristics (X1V_{DD} = 1.35V)¹

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|-----------------------------|-----------------|-----|-----|-----|------|-------|
| Output differential voltage | V DIFF | 400 | - | 900 | mV | - |
| Differential resistance | T _{RD} | 80 | 100 | 120 | Ω | - |

Note: 1. For recommended operating conditions, see Table 3-2.

3.11.2.2.2 QSGMII DC receiver electrical characteristics

This table defines the QSGMII receiver DC electrical characteristics.

| Table 3-41. | QSGMII receiver DC timing specifications (SV _{DD} = 1.0V) | $)^1$ |
|-------------|--|-------|
|-------------|--|-------|

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|----------------------------|-------------------|-----|---------|-----|------|-------|
| Input differential voltage | V _{DIFF} | 100 | - | 900 | mV | - |
| Differential resistance | R _{RDIN} | 80 | 100 | 120 | Ω | _ |

Note: 1. For recommended operating conditions, see Table 3-2.

3.11.2.3 QSGMII AC timing specifications

This section discusses the AC timing specifications for the QSGMII interface.

3.11.2.3.1 QSGMII transmit AC timing specifications

This table provides the QSGMII transmitter AC timing specifications.

 Table 3-42.
 QSGMII transmit AC timing specifications¹

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|--------------------------------------|----------------|-----------------|---------|-----------------|--------|-------|
| Transmitter baud rate | T BAUD | 5.000 – 100 ppm | 5.000 | 5.000 + 100 ppm | Gb/s | - |
| Uncorrelated high probability jitter | Т | _ | - | 0.15 | UI p-p | _ |
| Total jitter tolerance | J _T | _ | - | 0.30 | UI p-p | - |

Note: 1. For recommended operating conditions, see Table 3-2.

3.11.2.3.2 QSGMII receiver AC timing Specification

This table provides the QSGMII receiver AC timing specifications.

| Table 3-43. | QSGMII receive AC timing specifications ⁽² |
|-------------|---|
| Table 3-43. | QSGIVIII receive AC timing specifications |

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|---|--------------------|-----------------|-------|-----------------|--------|-------|
| Receiver baud rate | R _{BAUD} | 5.000 – 100 ppm | 5.000 | 5.000 + 100 ppm | Gb/s | _ |
| Uncorrelated bounded high probability jitter | R _{DJ} | _ | _ | 0.15 | UI p-p | _ |
| Correlated bounded high probability jitter | R СВНРЈ | _ | - | 0.30 | UI p-p | (1) |
| Bounded high probability jitter | R _{BHPJ} | _ | - | 0.45 | UI p-p | _ |
| Sinusoidal jitter, maximum | R SJ-max | _ | - | 5.00 | UI p-p | _ |
| Sinusoidal jitter, high frequency | R _{SJ-hf} | _ | - | 0.05 | UI p-p | _ |
| Total jitter (does not include sinusoidal jitter) | R _{Tj} | _ | _ | 0.60 | UI p-p | _ |

Notes: 1. The jitter (R_{CBHP}) and amplitude have to be correlated, for example, by a PCB trace.

2. For recommended operating conditions, see Table 3-2.

The sinusoidal jitter may have any amplitude and frequency in the unshaded region of this figure.





3.11.3 1000Base-KX interface

This section discusses the electrical characteristics for the 1000Base-KX. Only AC- coupled operation is supported.

3.11.3.1 1000Base-KX DC electrical characteristics

3.11.3.1.1 1000Base-KX Transmitter DC Specifications

This table describes the 1000Base-KX SerDes transmitter DC specification at TP1 per IEEE Std 802.3ap-2007. Transmitter DC characteristics are measured at the transmitter outputs (SD1_TXn_P and SD1_TXn_N).

Table 3-44. 1000Base-KX Transmitter DC Specifications

| Parameter | Symbols | Min | Тур | Max | Units | Notes |
|-----------------------------|-----------------|-----|-----|------|-------|-------|
| Output differential voltage | V TX-DIFFp-p | 800 | - | 1600 | mV | 1 |
| Differential resistance | T _{RD} | 80 | 100 | 120 | Ω | _ |

Notes: 1. SRDSxLNmTECR0[AMP_RED]=00_0000.

2. For recommended operating conditions, see Table 3-2.

3.11.3.1.2 1000Base-KX Receiver DC Specifications

Table below provides the 1000Base-KX receiver DC timing specifications.

 Table 3-45.
 1000Base-KX Receiver DC Specifications

| Parameter | Symbols | Min | Typical | Max | Units | Notes |
|-------------------------------|-----------------|-----|---------|------|-------|-------|
| Input differential voltage | V RX-DIFFp-p | - | _ | 1600 | mV | 1 |
| Differential resistance | T RDIN | 80 | - | 120 | Ω | _ |

Note: 1. For recommended operating conditions, see Table 3-2.

3.11.3.2 1000Base-KX AC electrical characteristics

3.11.3.2.1 1000Base-KX Transmitter AC Specifications

Table below provides the 1000Base-KX transmitter AC specification.

 Table 3-46.
 1000Base-KX Transmitter AC Specifications

| Parameter | Symbols | Min | Typical | Max | Units | Notes |
|--|-----------------|-------------|---------|-------------|--------|-------|
| Baud Rate | T BAUD | 1.25-100ppm | 1.25 | 1.25+100ppm | Gb/s | - |
| Uncorrelated High Probability Jitter/ Random Jitter | T T UHPJ RJ | _ | _ | 0.15 | UI p-p | _ |
| Deterministic Jitter | T _{LD} | - | - | 0.10 | UI p-p | - |
| Total Jitter | T _J | _ | - | 0.25 | UI p-p | 1 |

Notes: 1. Total jitter is specified at a BER of 10^{-12} .

2. For recommended operating conditions, Table 3-2.

3.11.3.2.2 1000Base-KX Receiver AC Specifications

Table below provides the 1000Base-KX receiver AC specification with parameters guided by IEEE Std 802.3ap-2007.

Table 3-47. 1000Base-KX Receiver AC Specifications

| Parameter | Symbols | Min | Typical | Max | Units | Notes |
|----------------------------|-----------------|-------------|---------|-------------|--------|-------|
| Receiver Baud Rate | T BAUD | 1.25-100ppm | 1.25 | 1.25+100ppm | Gb/s | - |
| Random Jitter | R _{RJ} | _ | _ | 0.15 | UI p-p | 1 |
| Sinusoidal Jitter, maximum | R SJ-max | _ | _ | 0.10 | UI p-p | 2 |
| Total Jitter | R _{TJ} | _ | _ | See Note 3 | UI p-p | 2 |

Notes: 1. Random jitter is specified at a BER of 10^{-12} .

- 2. The receiver interference tolerance level of this parameter shall be measured as described in Annex 69A of the IEEE Std 802.3ap-2007.
- 3. Per IEEE 802.3ap-clause 70.
- 4. The AC specifications do not include Refclk jitter.
- 5. For recommended operating conditions, Table 3-2.

3.11.4 RGMII electrical specifications

This section discusses the electrical characteristics for the RGMII interface.

3.11.4.1 RGMII DC electrical characteristics

This table shows the DC electrical characteristics for the RGMII interface.

Table 3-48. RGMII DC electrical characteristics(LV_{DD} , $L1V_{DD}$ = 2.5V)⁽⁴⁾

| Parameters | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|--------|
| Input high voltage | V _{IH} | 0.7 * LVDD | _ | V | (1) |
| Input low voltage | V _{IL} | _ | 0.2 * LVDD | V | (1) |
| Input current (LV _{IN} = 0V or LV _{IN} = LV _{DD}) | I IH | - | ±50 | μA | (2)(3) |
| Output high voltage (LV _{DD} = min, I_{OH} = -1.0 mA) | V _{OH} | 2.00 | - | V | (3) |
| Output low voltage (LV_{DD} = min, I_{oc} = 1.0 mA) | V _{OL} | - | 0.4 | V | (3) |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3-2.

2. The symbol LV_{IN}, in this case, represents the LV_{IN} and L1V_{IN} symbol referenced in Recommended operating conditions.

3. The symbol LV_{DD}, in this case, represents the LV_{DD} and L1V_{DD} symbol referenced in Recommended operating conditions.

4. For recommended operating conditions, see Table 3-2.

This table provides the DC electrical characteristics for the RGMII interface at $L1V_{DD}/LV_{DD} = 1.8V$.

Table 3-49.RGMII DC electrical characteristics (1.8V)⁽⁴⁾

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|--------|
| Input high voltage | V _{IH} | 0.7 * LVDD | - | V | (1) |
| Input low voltage | V _{IL} | - | 0.2 * LVDD | V | (1) |
| Input current (LV _{IN} = 0V or L1V _{IN} = LV _{DD}) | I IN | - | ±50 | μΑ | (2)(3) |
| Output high voltage (LV_{DD} = min, I_{OH} = -0.5 mA) | V _{OH} | 1.35 | - | V | (3) |
| Output low voltage (LV _{DD} = min, I_{ol} = 0.5 mA) | V _{OL} | _ | 0.4 | V | (3) |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the min and max LV_{IN} values found in Table 3-2.

2. The symbol LV_{IN}, in this case, represents the LV_{IN} and L1V_{IN} symbol referenced in Recommended operating conditions.

3. The symbol LV_{DD} , in this case, represents the LV_{DD} and $L1V_{DD}$ symbol referenced in Recommended operating conditions.

4. For recommended operating conditions, see Table 3-2.

3.11.4.2 RGMII AC timing specifications

This table presents the RGMII AC timing specifications.

Table 3-50. RGMII AC timing specifications $(LV_{DD} = 2.5 / 1.8V)^{(8)}$

| Parameter/Condition | Symbol ⁽¹⁾ | Min | Тур | Max | Unit | Notes |
|--|-------------------------------------|------|-----|----------------|------|--------|
| Data to clock output skew (at transmitter) | t SKRGT_TX | -620 | 0 | 520 | ps | (7) |
| Data to clock input skew (at receiver) | t SKRGT_RX | 2.0 | - | 3.0 | ns | (2) |
| Clock period duration | t _{RGT} | 7.2 | 8.0 | 8.8 | ns | (3) |
| Duty cycle for 10BASE-T and 100BASE-TX | t _{RGTH} /t _{RGT} | 40 | 50 | 60 | % | (3)(4) |
| Duty cycle for Gigabit | t _{RGTH} /t _{RGT} | 45 | 50 | 55 | % | - |
| Rise time (20%-80%) L1/LV _{DD} = 2.5V L1/LV _{DD} = 1.8V | t _{RGTR} | _ | _ | - 0.75 0.54 | ns | (5)(6) |
| Fall time (20%-80%) L1/LV _{DD} = 2.5V L1/LV _{DD} = 1.8V | t _{RGTF} | _ | - | - 0.75 0.54 | ns | (5)(6) |

Notes: 1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

- This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 2.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their device. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps, $t_{\mbox{\tiny RGT}}$ scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. Applies to inputs and outputs.
- 6. System/board must be designed to ensure this input requirement to the chip is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

- 7. The frequency of ECn_RX_CLK (input) should not exceed the frequency of ECn_GTX_CLK (output) by more than 300 ppm.
- 8. For recommended operating conditions, see Table 3-2.

This figure shows the RGMII AC timing and multiplexing diagrams.





Warning

Teledyne e2v guarantees timings generated from the MAC. Board designers must ensure delays needed at the PHY or the MAC.

3.11.5 MII electrical specifications

This section discusses the electrical characteristics for the MII interface.

3.11.5.1 MII DC electrical characteristics

This table shows the MII DC electrical characteristics when operating from a 3.3V supply.

Table 3-51. MII DC electrical characteristics

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|-------------|-------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * L1VDD | - | V | (1) |
| Input low voltage | V _{IL} | - | 0.2 * L1VDD | V | (1) |
| Input high current (V _{IN} = L1V _{DD}) | I IH | - | 50 | μΑ | (2) |
| Input low current (V _{IN} = GND) | I IL | -50 | - | μΑ | (2) |
| Output high voltage (L1V _{DD} = min, I_{OH} = -2.0 mA) | V _{OH} | 2.4 | - | V | - |
| Output low voltage (L1V _{DD} = min, I_{ot} = 2.0 mA) | V _{OL} | - | 0.40 | V | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max L1V_{IN} values found in Table 3-2

2. The symbol V_{IN} , in this case, represents the L1 V_{IN} symbols referenced in Table for "Absolute Maximum Ratings"

This table shows the MII DC electrical characteristics when operating from a 2.5V supply.

Table 3-52.MII DC electrical characteristics

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|-------------|-------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * L1VDD | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.2 * L1VDD | V | 1 |
| Input high current (V _{IN} = L1V _{DD}) | I IH | - | 50 | μΑ | 2 |
| Input low current (V _{IN} = GND) | I IL | -50 | - | μΑ | 2 |
| Output high voltage (L1V _{DD} = min, I_{OH} = -1.0 mA) | V _{OH} | 2.0 | - | V | - |
| Output low voltage (L1V _{DD} = min, I_{OL} = 1.0 mA) | V _{OL} | _ | 0.40 | V | - |

3.11.5.2 MII AC timing specifications

This section describes the MII transmit and receive AC timing specifications.

Table 3-53.MII transmit AC timing specifications

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|-------------------------------------|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps | t _{MTX} | - | 400 | - | ns |
| TX_CLK clock period 100 Mbps | t _{MTX} | - | 40 | - | ns |
| TX_CLK duty cycle | t _{MTXH} /t _{MTX} | 35 | - | 65 | % |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | t MTKHDX | 0 | - | 25 | ns |
| TX_CLK data clock rise (20%–80%) | t _{MTXR} | 1.0 | - | 4.0 | ns |
| TX_CLK data clock fall (80%–20%) | t _{MTXF} | 1.0 | _ | 4.0 | ns |

This figure shows the MII transmit AC timing diagram.





This table provides the MII receive AC timing specifications.

Table 3-54.MII receive AC timing specifications

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|-------------------------------------|------|-----|-----|------|
| RX_CLK clock period 10 Mbps | t _{MRX} | - | 400 | - | ns |
| RX_CLK clock period 100 Mbps | t _{MRX} | - | 40 | - | ns |
| RX_CLK duty cycle | t _{MRXH} /t _{MRX} | 35 | - | 65 | % |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | t MRDVKH | 10.0 | - | - | ns |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK | t MRDXKH | 10.0 | - | - | ns |
| RX_CLK clock rise (20%–80%) | t _{MRXR} | 1.0 | _ | 4.0 | ns |
| RX_CLK clock fall time (80%–20%) | t MRXF | 1.0 | _ | 4.0 | ns |

Notes: 1. The frequency of RX_CLK (input) should not exceed the frequency of TX_CLK (input) by more than 300 ppm.

2. For recommended operating conditions, see Table 3-2

This figure provides the AC test load for the Ethernet controller.

Figure 3-18. Ethernet controller AC test load



This figure shows the MII receive AC timing diagram.

Figure 3-19. MII receive AC timing diagram



3.11.6 Ethernet management interface (EMI)

This section discusses the electrical characteristics for the EMI1 interface. The EMI1 interface timing is compatible with IEEE Std 802.3[°] clause 22.

3.11.6.1 Ethernet management interface 1 DC electrical characteristics

The DC electrical characteristics for EMI1_MDIO and EMI1_MDC are provided in this section. The pins are available on LV_{DD} and $L1V_{DD}$. Refer to Table 3-2 for operating voltages.

| Table 3-55. | Ethernet management interface 1 DC electrical characteristics (L1V _{DD} = | 3.3V) ⁽³⁾ |
|-------------|--|----------------------|
|-------------|--|----------------------|

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|-------------|-------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * L1VDD | - | V | (1) |
| Input low voltage | V _{IL} | _ | 0.2 * L1VDD | V | (1) |
| Input current (LV _{IN} = 0V or LV _{IN} = LV _{DD}) | l IN | _ | ±50 | μA | (2) |
| Output high voltage (L1V _{DD} = min, I_{OH} = -2 mA) | V _{OH} | 2.4 | - | V | - |
| Output low voltage (L1V _{DD} = min, I_{oL} = 2 mA) | V _{OL} | - | 0.4 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max $L1V_{IN}$ values found in Table 3-2.

2. The symbol LV_{IN}, in this case, represents the L1V_{IN} symbol referenced in Recommended operating conditions

3. For recommended operating conditions, see Table 3-2

 Table 3-56.
 Ethernet management interface 1 DC electrical characteristics (LV_{DD}= 2.5V)^{3, 4}

| Parameters | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * LVDD | - | V | 1, 4 |
| Input low voltage | V | - | 0.2 * LVDD | V | 1, 4 |
| Input high current (V _{IN} = LV _{DD}) | I IH | - | 50 | μA | 2, 4 |
| Input low current (V _{IN} = GND) | I IL | -50 | - | μA | - |
| Output high voltage (LV_{DD} = min, I_{OH} = -1.0 mA) | V _{OH} | 2.00 | - | V | - |
| Output low voltage (LV_{DD} = min, I_{ol} = 1.0 mA) | V _{OL} | _ | 0.40 | V | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max $LV_{IN}/L1V_{IN}$ values found in Table 3-2.

The symbol V_{IN}, in this case, represents the LV_{IN}/L1V_{IN} symbols referenced in Recommended operating conditions.

- 3. For recommended operating conditions, see Table 3-2.
- 4. The symbol LV_{DD}, in this case, represents the LV_{DD}/L1V_{DD} symbols referenced in Recommended operating conditions.

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * LVDD | - | V | 1, 4 |
| Input low voltage | V _{IL} | - | 0.2 * LVDD | V | 1, 4 |
| Input current (LV_{IN} = 0V or LV_{IN} = LV_{DD}) | I IN | - | ±50 | μA | 2, 4 |
| Output high voltage (LV_{DD} = min, I_{OH} = -0.5 mA) | V _{OH} | 1.35 | _ | V | 4 |
| Output low voltage (LV_{DD} = min, I_{ol} = 0.5 mA) | V _{OL} | - | 0.4 | V | 4 |

 Table 3-57.
 Ethernet management interface 1 DC electrical characteristics(1.8V)³

Notes: 1. The min V_{IL} and max V_{IH} values are based on the min and max $LV_{IN}/L1V_{IN}$ respective values found in Table 3-2.

- 2. The symbol LV_{IN} represents the LV_{IN}/L1V_{IN} symbols referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.
- 4. The symbol LV_{DD} , in this case, represents the LV_{DD} and $L1V_{DD}$ symbols referenced in Recommended operating conditions.

3.11.6.2 Ethernet management interface 1 AC electrical specifications

This table provides the Ethernet management interface 1 AC timing specifications.

| Parameter/Condition | Symbol ⁽¹⁾ | Min | Тур | Max | Unit | Notes |
|----------------------------|-----------------------|---------------------------------|-----|---------------------------------|------|--------|
| MDC frequency | f _{MDC} | - | - | 2.5 | MHz | (2) |
| MDC clock pulse width high | t _{MDCH} | 160 | - | _ | ns | - |
| MDC to MDIO delay | t _{MDKHDX} | $(5 \times t_{enet_{clk}}) - 3$ | - | $(5 \times t_{enet_{clk}}) + 3$ | ns | (3)(4) |
| MDIO to MDC setup time | t _{MDDVKH} | 8 | - | _ | ns | - |
| MDIO to MDC hold time | t _{MDDXKH} | 0 | - | _ | ns | _ |

 Table 3-58.
 Ethernet management interface 1 AC timing specifications⁽⁵⁾

The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time.

- 2. This parameter is dependent on the Ethernet clock frequency (MDIO_CFG [MDIO_CLK_DIV] field determines the clock frequency of the MgmtClk Clock EC_MDC).
- 3. This parameter is dependent on the Ethernet clock frequency. The delay is equal to 5 Ethernet clock periods ± 3 ns. For example, with an Ethernet clock of 400 MHz, the min/max delay is 12.5 ns ± 3 ns.
- 4. $t_{enet clk}$ is the Ethernet clock period (Frame Manager clock period × 2).
- 5. For recommended operating conditions, see Table 3-2.

3.11.7 IEEE 1588 electrical specifications

3.11.7.1 IEEE 1588 DC electrical characteristics

This table shows IEEE 1588 DC electrical characteristics when operating at LV_{DD} = 3.3V supply.

Table 3-59. IEEE 1588 DC electrical characteristics($LV_{DD} = 3.3V$)⁽³⁾

| Parameters | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * LVDD | - | V | (1) |
| Input low voltage | V _{IL} | - | 0.2 * LVDD | V | (1) |
| Input current (LV _{IN} = 0V or LV _{IN} = LV _{DD}) | I _{IH} | - | ±50 | μΑ | (2) |
| Output high voltage (LV_{DD} = min, I_{OH} = -2.0 mA) | V _{OH} | 2.4 | _ | V | _ |
| Output low voltage (LV_{DD} = min, I_{oL} = 2.0 mA) | V _{OL} | - | 0.40 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3-2.

2. The symbol LV_{IN}, in this case, represents the LV_{IN} symbol referenced in Recommended operating conditions.

3. For recommended operating conditions, see Table 3-2.

This table shows IEEE 1588 DC electrical characteristics when operating at LV_{DD} = 2.5V supply.

Table 3-60. IEEE 1588 DC electrical characteristics $(LV_{DD} = 2.5V)^3$

| Parameters | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * LVDD | - | V | 1 |
| Input low voltage | V _{IL} | _ | 0.2 * LVDD | V | 1 |
| Input current (LV _{IN} = 0V or LV _{IN} = LV _{DD}) | I IH | _ | ±50 | μΑ | 2 |
| Output high voltage (LV _{DD} = min, I_{OH} = -1.0 mA) | V _{он} | 2.00 | - | V | - |
| Output low voltage (LV _{DD} = min, I_{ot} = 1.0 mA) | V _{OL} | _ | 0.40 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3-2.

2. The symbol LV_{IN}, in this case, represents the LV_{IN} symbol referenced in Recommended operating conditions.

3. For recommended operating conditions, see Table 3-2.

This table shows IEEE 1588 DC electrical characteristics when operating at LV_{DD} = 1.8V supply.

Table 3-61.IEEE 1588 DC electrical characteristics $(LV_{DD} = 1.8V)^3$

| Parameters | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * LVDD | _ | V | 1 |
| Input low voltage | V | _ | 0.2 * LVDD | V | 1 |
| Input current (LV _{IN} = 0V or LV _{IN} = LV _{DD}) | Iн | _ | ±50 | μA | 2 |
| Output high voltage (LV_{DD} = min, I_{OH} = -0.5 mA) | V _{он} | 1.35 | _ | V | - |
| Output low voltage (LV_{DD} = min, I_{ot} = 0.5 mA) | V _{OL} | _ | 0.40 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3-2.

2. The symbol LV_{IN} , in this case, represents the LV_{IN} symbol referenced in Recommended operating conditions.

3. For recommended operating conditions, see Table 3-2.

3.11.7.2 IEEE 1588 AC specifications

This table provides the IEEE 1588 AC timing specifications.

| Table 3-62. | IEEE 1588 AC ti | iming specifications ⁽⁵⁾ |
|-------------|------------------|-------------------------------------|
| | 1222 2000 / 10 1 | ining specifications |

| Parameter/Condition | Symbol | Min | Тур | Max | Unit | Notes |
|---|--|-------------------------------|-----|-------------------------|------|-----------|
| TSEC_1588_CLK_IN clock period | t T1588CLK | FM_CLK/2 | - | T _{RX_CLK} × 7 | ns | (1)(3)(6) |
| TSEC_1588_CLK_IN duty cycle | t _{T1588ClKH} / t _{T1588ClK} | 40 | 50 | 60 | % | (2) |
| TSEC_1588_CLK_IN peak-to-peak jitter | t T1588CLKINJ | - | - | 250 | ps | - |
| Rise time TSEC_1588_CLK_IN (20%-80%) | t T1588CLKINR | 1.0 | - | 2.0 | ns | - |
| Fall time TSEC_1588_CLK_IN (80%-20%) | t T1588CLKINF | 1.0 | - | 2.0 | ns | - |
| TSEC_1588_CLK_OUT clock period | t T1588CLKOUT | 5.0 | - | - | ns | (4) |
| TSEC_1588_CLK_OUT duty cycle | t _{т1588ClKOTH} / t _{T1588ClKOUT} | 30 | 50 | 70 | % | _ |
| TSEC_1588_PULSE_OUT1/2, TSEC_1588_ALARM_OUT1/2 | t _{T1588OV} | 0.5 | _ | 3.0 | ns | - |
| TSEC_1588_TRIG_IN1/2 pulse width | t _{T1588TRIGH} | 2 × t _{T1588CLK_MAX} | _ | _ | ns | (3) |

Notes: 1. T_{RX_CLK} is the maximum clock period of ethernet receiving clock selected by TMR_CTRL[CKSEL]. See the chip reference manual for a description of TMR_CTRL registers.

- 2. It needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the chip reference manual for a description of TMR_CTRL registers.
- 3. The maximum value of t_{TISSECLK} is not only defined by the value of $T_{\text{RX_CLW}}$ but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of t_{TISSECLK} will be 2800, 280, and 56 ns, respectively.
- There are 3 input clock sources for 1588 that is, TSEC_1588_CLK_IN, RTC and MAC clock / 2. When using TSEC_1588_CLK_IN, the minimum clock period is 2 × t_{r1588CLK}.
- 5. For recommended operating conditions, see Table 3-2.
- 6. FM_CLK = platform clock

This figure shows the data and command output AC timing diagram.

Figure 3-20. EEE 1588 output AC timing



Note: The output delay is counted starting at the rising edge if tT1588CLKOUT is non-inverting. Otherwise, it is counted starting at the falling edge.

This figure shows the data and command input AC timing diagram.

Figure 3-21. IEEE 1588 input AC timing



3.12 QUICC Engine Specifications

3.12.1 HDLC, Transparent, and Synchronous UART interfaces

This section describes the DC and AC electrical specifications for the high level data link control HDLC, transparent and synchronous UART.

3.12.1.1 HDLC, Transparent and Synchronous UART DC electrical characteristics This table provides the DC electrical characteristics for the HDLC, Transparent and Synchronous UART protocols.

| Table 3-63. | HDLC, Transparent and Synchronous UART DC electrical characteristics (DVDD=3.3V) ⁽³⁾ |
|-------------|---|
|-------------|---|

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | (1) |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | (1) |
| Input current (V_{IN} = 0V or V_{IN} = DV _{DD}) | I _{IN} | - | ±50 | μA | (2) |
| Output high voltage (DV _{DD} = min, I_{OH} = -2 mA) | V _{он} | 2.4 | - | V | - |
| Output low voltage (DV_{DD} = min, I_{OH} = 2 mA) | V _{OL} | - | 0.4 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2

2. The symbol V_{IN}, in this case, represents the input voltage of the supply. It is referenced in Recommended operating conditions.

3. For recommended operating conditions, see Table 3-2.

This table provides the DC electrical characteristics for the HDLC, Transparent and Synchronous UART protocols.

| Table 3-64. | HDLC, Transparent and Synchronous UART DC electrical characteristics (DVDD=2.5V) ³ |
|-------------|---|
|-------------|---|

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1 |
| Input current (V_{IN} = 0V or V_{IN} = DV _{DD}) | I _{IN} | - | ±50 | μA | 2 |
| Output high voltage (DV_{DD} = min, I_{OH} = -1 mA) | v _{он} | 2.0 | - | V | — |
| Output low voltage (DV _{DD} = min, I _{OH} = 1 mA) | V _{OL} | _ | 0.4 | V | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2

2. The symbol V_{IN}, in this case, represents the input voltage of the supply. It is referenced in Recommended operating conditions.

3. For recommended operating conditions, see Table 3-2.

3.12.1.2 HDLC, Transparent and Synchronous UART AC timing specifications

This table provides the input and output AC timing specifications for HDLC, and Transparent and Synchronous UART protocols.

| Table 3-65. | HDLC, Transparent AC timing specifications |
|-------------|--|
|-------------|--|

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-------------|-----|-----|------|-------|
| Outputs-Internal clock delay | t нікноv | 0 | 5.5 | ns | 1 |
| Outputs-External clock delay | t HEKHOV | 1 | 8.5 | ns | 1 |
| Outputs-Internal clock High Impedance | t HIKHOX | 0 | 5.5 | ns | 1 |
| Outputs-External clock High Impedance | t HEKHOX | 1 | 8.2 | ns | 1 |
| Inputs-Internal clock input setup time | t HIIVKH | 8.0 | - | ns | - |
| Inputs-External clock input setup time | t HEIVKH | 4 | - | ns | - |
| Inputs-Internal clock input Hold time | t HIIXKH | 0 | - | ns | - |
| Inputs-External clock input hold time | t HEIXKH | 1 | - | ns | - |

Notes: 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

- 2. For recommended operating conditions, see Table 3-2.
- 3. The Maximum frequency of operation is 50MHz

This table provides the input and output AC timing specifications for the synchronous UART protocols.

 Table 3-66.
 Synchronous UART AC timing specifications

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| Outputs-Internal clock delay | t нікноv | 0 | 11 | ns | 1 |
| Outputs-External clock delay | t HEKHOV | 1 | 14 | ns | 1 |
| Outputs-Internal clock High Impedance | t _{нікнох} | 0 | 11 | ns | 1 |
| Outputs-External clock High Impedance | t НЕКНОХ | 1 | 14 | ns | 1 |
| Inputs-Internal clock input setup time | t _{HIIVKH} | 10 | _ | ns | _ |
| Inputs-External clock input setup time | t _{HEIVKH} | 8 | _ | ns | _ |
| Inputs-Internal clock input Hold time | t _{HIIXKH} | 0 | - | ns | - |
| Inputs-External clock input hold time | t HEIXKH | 1 | _ | ns | _ |

Notes: 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. For recommended operating conditions, see Table 3-2.

This figure provides the AC test load.

Figure 3-22. AC test load



These figures represent the AC timing from Table 3-65 on page 91 and Table 3-66. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. This figure shows the timing with external clock.

Figure 3-23. AC timing (external clock) diagram



This figure shows the timing with internal clock.





Note: The clock edge is selectable

3.12.2 TDM/SI

This section describes the DC and AC electrical specifications for the time-division- multiplexed and serial interface (TDM/SI).

3.12.2.1 TDM/SI DC electrical characteristics

This table provides the TDM/SI DC electrical characteristics.

| Table 3-67. | TDM/SI DC electrical characteristics | (DVDD=3.3V) |) ³ |
|-------------|--------------------------------------|-------------|----------------|
| | | | |

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1 |
| Input current (V_{IN} = 0V or V_{IN} = DV _{DD}) | I IN | - | ±50 | μA | 2 |
| Output high voltage (DV_{DD} = min, I_{OH} = -2 mA) | V _{OH} | 2.4 | - | V | _ |
| Output low voltage (DV_{DD} = min, I_{OH} = 2 mA) | V _{OL} | _ | 0.4 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2 on page 44

2. The symbol V_{IN} , in this case, represents the input voltage of the supply. It is referenced in Recommended operating conditions.

3. For recommended operating conditions, see Table 3-2.

| Table 3-68. | TDM/SI DC electrical | characteristics | (DVDD=2.5V) | 3 |
|-------------|----------------------|-----------------|-------------|---|
| | , | | | |

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1 |
| Input current ($V_{IN} = 0V$ or $V_{IN} = DV_{DD}$) | I IN | - | ±50 | μA | 2 |
| Output high voltage (DV_{DD} = min, I_{OH} = -1 mA) | V _{OH} | 2.0 | - | V | _ |
| Output low voltage (DV _{DD} = min, I _{OH} = 1 mA) | V _{OL} | _ | 0.4 | V | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2

- 2. The symbol V_{IN}, in this case, represents the input voltage of the supply. It is referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.

3.12.2.2 TDM/SI AC timing specifications

This table provides the TDM/SI input and output AC timing specifications.

Table 3-69.TDM/SI AC timing specifications 1

| Parameter | Symbol 1 | Min | Max | Unit |
|---|---------------------|-----|-----|------|
| TDM/SI outputs-External clock delay | t _{SEKHOV} | 2 | 11 | ns |
| TDM/SI outputs-External clock High Impedance | t _{SEKHOX} | 2 | 10 | ns |
| TDM/SI inputs-External clock input setup time | t _{SEIVKH} | 5 | - | ns |
| TDM/SI inputs-External clock input hold time | t SEIXKH | 2 | _ | ns |

Notes: 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. For recommended operating conditions, see Table 3-2.

NOTE

The rise/fall time on QUICC Engine block input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of DV_{DD} ; fall time refers to transitions from 90% to 10% of DV_{DD}

This figure provides the AC test load for the TDM/SI.

Figure 3-25. TDM/SI AC test load



This figure represents the AC timing from Table 3-67. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. This figure shows the TDM/SI timing with external clock.





3.13 USB interface

This section provides the AC and DC electrical specifications for the USB interface.

3.13.1 USB DC electrical characteristics

This table provides the DC electrical characteristics for the USB interface at USB_HV_{DD} = 3.3V.

Table 3-70.USB DC electrical characteristics (USB_HV_DD = 3.3V) ³

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|-----|-----|------|-------|
| Input high voltage | V _{IH} | 2.0 | - | V | 1 |
| Input low voltage | V _{IL} | _ | 0.8 | V | 1 |
| Input current (USB_HV _{IN} = 0V or USB_HV _{IN} = USB_HV _{DD}) | I _{IN} | _ | ±50 | μA | 2 |
| Output high voltage (USB_HV _{DD} = min, I_{OH} = -2 mA) | V _{OH} | 2.8 | - | V | - |
| Output low voltage (USB_HV _{DD} = min, I_{ol} = 2 mA) | V _{OL} | - | 0.3 | V | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max USB_HV_{IN} values found in Table 3-2.

2. The symbol USB_HV_{IN}, in this case, represents the USB_HV_{IN} symbol referenced in Recommended operating conditions

3. For recommended operating conditions, see Table 3-2

This table provides the DC electrical characteristics for the USBCLK at $O1V_{DD} = 1.8V$.

 Table 3-71.
 USBCLK DC electrical characteristics (1.8V)³

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------|-----|------|-------|
| Input high voltage | V _{IH} | 1.25 | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.6 | V | 1 |
| Input current (V_{IN} = 0V or V_{IN} = 01 V_{DD}) | I IN | - | ±50 | μΑ | 2 |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max $O1V_{IN}$ values found in Table 3-2.

- 2. The symbol V_{IN} , in this case, represents the $O1V_{IN}$ symbol referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.

3.13.2 USB AC timing specifications

This section describes the AC timing specifications for the on-chip USB PHY. See Chapter 7 in the *Universal Serial Bus Revision 2.0 Specification* for more information.

This table provides the USB clock input (USBCLK) AC timing specifications.

| Parameter | Condition | Symbol | Min | Тур | Max | Unit | Notes |
|--|--|-------------------------|--------|-----|-------|------|-------|
| Frequency range | _ | ^f usb_clk_in | - | 24 | - | MHz | - |
| Rise/Fall time | Measured between 10% and 90% | t _{USRF} | - | _ | 6 | ns | (2) |
| Clock frequency tolerance | _ | ^t CLK_TOL | -0.005 | 0 | 0.005 | % | - |
| Reference clock duty cycle | Measured at rising edge and/or failing edge at O1V _{DD} /2 | ^t clk_duty | 40 | 50 | 60 | % | _ |
| Total input jitter/time interval error | RMS value measured with a second- order, band-pass filter of 500 kHz to 4 MHz bandwidth at 10 ⁻¹² BER | ^t CLK_PJ | - | _ | 5 | ps | _ |

 Table 3-72.
 USBCLK AC timing specifications⁽¹⁾

Notes: 1. For recommended operating conditions, see Table 3-2

2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

3.14 Integrated flash controller

This section describes the DC and AC electrical specifications for the integrated flash controller.

3.14.1 Integrated flash controller DC electrical characteristics

This table provides the DC electrical characteristics for the integrated flash controller when operating at OV_{DD} = 1.8V.

| Parameter | Symbol | Min | Max | Unit | Note |
|--|-----------------|------|------|------|------|
| Input high voltage | V _{IH} | 1.2 | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.6 | V | 1 |
| Input current (V _{IN} = 0V or V _{IN} = OV _{DD}) | I IN | - | ±50 | μΑ | 2 |
| Output high voltage (OV _{DD} = min, I _{OH} = –0.5 mA) | V _{OH} | 1.35 | _ | V | - |
| Output low voltage (OV_{DD} = min, I_{oL} = 0.5 mA) | V _{OL} | - | 0.32 | V | _ |

Table 3-73.Integrated flash controller DC electrical characteristics $(1.8V)^3$

Notes: 1. The min V_{II} and max V_{II} values are based on the respective min and max OV_{II} values found in Table 3-2.

- 2. The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.

3.14.2 Integrated flash controller AC timing

This section describes the AC timing specifications for the integrated flash controller.

3.14.2.1 Test condition

This figure provides the AC test load for the integrated flash controller.

Figure 3-27. Integrated flash controller AC test load



3.14.2.2 Integrated flash controller Input AC timing specifications

This table describes the input AC timing specifications of the IFC-GPCM and IFC- GASIC interface.

| Parameter | Symbol | Min | Max | Unit | Notes |
|-------------|--------------|-----|-----|------|-------|
| Input setup | t IBIVKH1 | 4 | - | ns | - |
| Input hold | t IBIXKH1 | 1 | - | ns | _ |

 Table 3-74.
 Integrated Flash Controller input timing specifications for GPCM and GASIC mode (OVDD = 1.8V)

This figure shows the input AC timing diagram for IFC-GPCM, IFC-GASIC interface.

Figure 3-28. IFC-GPCM, IFC-GASIC input AC timings



This table describes the input timing specifications of the IFC-NOR interface.

Table 3-75.Integrated Flash Controller Input timing specifications for NOR mode (OV_{DD} = 1.8V)

| Parameter | Symbol | Min | Max | Unit | Notes |
|-------------|----------------------|---|-----|------|-------|
| Input setup | t IBIVKH2 | $(2 \times t_{\text{IP_CLK}}) + 2$ | - | ns | 1 |
| Input hold | t _{IBIXKH2} | ¹ × ^t _{IP_CLK} | - | ns | 1 |

Notes: 1. $t_{IP \ CLK}$ is the period of ip clock (not the IFC_CLK) on which IFC is running.

2. For recommended operating conditions, see Table 3-2

This figure shows the AC input timing diagram for input signals of IFC-NOR interface. Here TRAD is a programmable delay parameter, refer to IFC section of T1040 QorIQ Integrated Processor Reference Manual for more information.

Figure 3-29. IFC-NOR Interface input AC timings



IP_CLK is the internal clock on which IFC is running. It is not available on interface pins.

This table describes the input timing specifications of the IFC-NAND interface.

| | | | | : 00 | |
|----------------------|-------------------|---|-----|---------------------|-------|
| Parameter | Symbol | Min | Max | Unit | Notes |
| Input setup | t IBIVKH3 | ⁽² × ^t _{IP_CLK}) +2 | - | ns | 1 |
| Input hold | t IBIXKH3 | $(1 \times t_{\text{IP}_{\text{CLK}}})$ | - | ns | 1 |
| IFC_RB_B pulse width | t _{IBCH} | 2 | _ | t _{IP_CLK} | 1 |

Table 3-76.Integrated Flash Controller input timing specifications for NAND mode (OV_{DD} = 1.8V)

Notes: 1. $t_{\text{IP CLK}}$ is the period of ip clock on which IFC is running.

2. For recommended operating conditions, see Table 3-2

This figure shows the AC input timing diagram for input signals of IFC-NAND interface. Here TRAD is a programmable delay parameter, refer to IFC section of T1040 QorIQ Integrated Processor Reference Manual for more information.





 $t_{IP\ CLK}$ is the period of ip clock (not the IFC_CLK) on which IFC is running.

3.14.2.3 Integrated flash controller output AC timing specifications

This table describes the output AC timing specifications of IFC-GPCM and IFC-GASIC interface.

| Table 3-77. | Integrated Flash Controller IFC-GPCM and IFC-GASIC interface output timing specifications (OV _{DD} = 1.8V) |) |
|-------------|---|---|
|-------------|---|---|

| Parameter | Symbol | Min | Max | Unit | Notes |
|-------------------------------|-------------------------------------|-----|-----|------|-------|
| IFC_CLK cycle time | t _{IBK} | 10 | _ | ns | _ |
| IFC_CLK duty cycle | t _{IBKH} /t _{IBK} | 45 | 55 | % | _ |
| Output delay | t _{IBKLOV1} | _ | 1.5 | ns | _ |
| Output hold | t _{IBKLOX} | _ | -2 | ns | 1 |
| IFC_CLK[0] to IFC_CLK[m] skew | t _{IBKSKEW} | 0 | ±75 | ps | _ |

Notes: 1. Output hold is negative. This means that output transition happens earlier than the falling edge of IFC_CLK.

2. For recommended operating conditions, see Table 3-2

This figure shows the output AC timing diagram for IFC-GPCM, IFC-GASIC interface.

Figure 3-31. IFC-GPCM, IFC-GASIC Signals



Table 3-78.Integrated Flash Controller IFC-NOR Interface output timing specifications (OV_{DD} = 1.8V)

| Parameter | Symbol | Min | Max | Unit | Notes |
|--------------|--------------|-----|------|------|-------|
| Output delay | t IBKLOV2 | - | ±1.5 | ns | 1 |

Notes: 1. This effectively means that a signal change may appear anywhere within $\pm t_{\text{IBKLOV2}}$ (max) duration, from the point where it's expected to change.

2. For recommended operating conditions, see Table 3-2

This figure shows the AC timing diagram for output signals of IFC-NOR interface. The timing specs have been illustrated here by taking timings between two signals, CS_B and OE_B as an example. OE_B is suppose to change TACO (a programmable delay, refer to IFC section of T1040 QorIQ Integrated Processor Reference Manual for more information) time after CS_B. Because of skew between the signals, OE_B may change anywhere within time window $t_{IBKLOV2}$ (min) and $t_{IBKLOV2}$ (max). This concept applies to other output signals of IFC-NOR interface as well. The diagram is an example to show the skew between any two chronological toggling signals as per the protocol. Here is the list of IFC-NOR output signals NRALE, NRAVD_B, NRWE_B, NROE_B, CS_B, AD(Address phase).





| Table 3-79. | Integrated Flash Controller IFC-NAND | Interface output timing specifications ($OV_{DD} = 1.8V$) |
|-------------|--------------------------------------|---|
| | | |

| Parameter | Symbol | Min | Max | Unit | Notes |
|--------------|--------------|-----|------|------|-------|
| Output delay | t IBKLOV3 | _ | ±1.5 | ns | 1 |

Notes: 1. This effectively means that a signal change may appear anywhere within t_{IBKLOV3} (min) to t_{IBKLOV3} (max) duration, from the point where it's expected to change.

2. For recommended operating conditions, see Table 3-2

This figure shows the AC timing diagram for output signals of IFC-NAND interface. The timing specs have been illustrated here by taking timings between two signals, CS_B and CLE as an example. CLE is suppose to change TCCST (a programmable delay, refer to IFC section of T1040 QorlQ Integrated Processor Reference Manual for more information) time after CS_B. Because of skew between the signals CLE may change anywhere within time window $t_{IBKLOV3}$ (min) and $t_{IBKLOV3}$ (max). This concept applies to other output signals of IFC-NAND interface as well. The diagram is an example to show the skew between any two chronological toggling signals as per the protocol. Here is the list of output signals NDWE_B, NDRE_B, NDALE, WP_B, NDCLE, CS_B, AD.

Figure 3-33. IFC-NAND Interface Output AC Timings



3.14.2.4 Integrated flash controller NAND Source Synchronous Interface AC timing specifications This table describes the AC timing specifications of IFC-NAND Source Synchronous interface.

 Table 3-80.
 Integrated Flash Controller IFC-NAND Source Synchronous Interface AC Timing Specifications (OV_{DD} = 1.8V)

| Parameter | Symbol | I/O | Min | Max | Unit | Notes |
|---|--|-----|--------------|------|-----------------|-------|
| Command/address DQ hold time | t _{CAH} | 0 | 2.5 | - | ns | - |
| CLE and ALE hold time | t CALH | 0 | 2.5 | - | ns | - |
| CLE and ALE setup time | t CALS | 0 | 2.5 | - | ns | - |
| Command/address DQ setup time | t _{CAS} | 0 | 2.5 | - | ns | - |
| CE# hold time | t _{CH} | 0 | 2.5 | - | ns | - |
| Data DQ setup time | t _{DS} | 0 | 1 | - | ns | - |
| Data DQ hold time | t _{DH} | 0 | 1 | _ | ns | _ |
| Average clock cycle time | t _{ск} (avg) or ^t ск | 0 | 10 | _ | ns | (1) |
| Absolute clock period | t _{ck} (abs) | 0 | 9.5 | 10.5 | ns | - |
| Clock cycle high | t _{скн} (abs) | 0 | 0.44 | 0.56 | t _{CK} | (2) |
| Clock cycle low | t _{ск} (abs) | 0 | 0.44 | 0.56 | t _{CK} | - |
| DQS output high pulse width | t _{DQSH} | 0 | 0.43 | 0.57 | t CK | (3) |
| DQS output low pulse width | t DQSL | 0 | 0.43 | 0.57 | t CK | (3) |
| DQS-DQ skew, DQS to last DQ valid, per access | t _{DQSQ} | I | _ | 1 | ns | _ |
| Data output to first DQS latching transition | t _{DQSS} | 0 | 0.75+150(ps) | 1.15 | t CK | |
| DQS cycle time | t _{DSC} | 0 | 10 | _ | ns | _ |
| DQS falling edge to CLK rising – hold time | t _{DSH} | 0 | 0.228 | _ | t CK | _ |
| DQS falling edge to CLK rising – setup time | t _{DSS} | 0 | 0.3 | _ | t СК | - |
| Input data valid window | t _{DVW} | I | 2.1 | _ | ns | _ |

| | | | 0-1 | L | iu - 1 | |
|---|-----------------|-----|------|-----|--------|-------|
| Parameter | Symbol | I/O | Min | Max | Unit | Notes |
| Half-clock period | t _{HP} | 0 | 4.4 | - | ns | - |
| The deviation of a given $t_{c\kappa}(abs)$ from $t_{c\kappa}(avg)$ | t,,, (per) | 0 | -0.5 | 0.5 | ns | - |
| DQ-DQS hold, DQS to first DQ to go non- valid, per access | t _{QH} | I | 3.1 | _ | ns | _ |

Table 3-80. Integrated Flash Controller IFC-NAND Source Synchronous Interface AC Timing Specifications (OV_{DD} = 1.8V)

Notes: 1. $t_{\alpha}(avg)$ is the average clock period over any consecutive 200 cycle window.

2. t_{ccc} (abs) and t_{ccc} (abs) include static off set and duty cycle jitter.

3. t_{DOSL} and t_{DOSL} are relative to t_{ck} when CLK is running. If CLK is stopped during data input, then t_{DOSL} and t_{DOSL} are relative to t_{csc} .

4. For recommended operating conditions, see Table 3-2

These figures show the AC timing diagram for IFC-NAND source synchronous interface.













Figure 3-37. Read Cycle



3.15 Enhanced secure digital host controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

3.15.1 eSDHC DC electrical characteristics

This table provides the DC electrical characteristics for the eSDHC interface.

 Table 3-81.
 eSDHC interface DC electrical characteristics (dual-voltage cards)⁽³⁾

| Characteristic | Symbol | Condition | Min | Max | Unit | Notes |
|------------------------------|----------------------------------|---|-----------------------|---------------------|------|-------|
| Input high voltage | V _{IH} | _ | $0.7 \times V_{DD}$ | - | V | (1) |
| Input low voltage | V _{IL} | _ | - | $0.2 \times V_{DD}$ | V | (1) |
| Input/Output leakage current | I _{IN} /I _{OZ} | _ | -50 | 50 | μA | - |
| Output high voltage | V _{OH} | I _{OH} =-100 μA at V _{DD} min | V _{DD} -0.2V | - | V | - |
| Output low voltage | V _{OL} | I _{OL} = 100 μA at V _{DD} min | - | 0.2 | V | - |
| Output high voltage | V _{OH} | Ι _{ΟΗ} =-100 μΑ | V _{DD} -0.2 | - | V | (2) |
| Output low voltage | V _{OL} | I _{οι} = 2 mA | - | 0.3 | V | (2) |

Notes: 1. The min V_{μ} and V_{μ} values are based on the respective min and max V_{IN} values found in Table 3-2.

- 2. Open-drain mode is for MMC cards only.
- 3. For recommended operating conditions, see Table 3-2.
- 4. SDHC interface is powered by EV_{DD} and CV_{DD} . The V_{DD} and V_{IN} in the table above should be replaced by the respective IO power supply.

3.15.2 eSDHC AC timing specifications

This table provides the eSDHC AC timing specifications as defined in Figure 3-38 and Figure 3-39 $(EV_{DD}/CV_{DD} = 1.8V \text{ or } 3.3V)$.

| Table 2-82 | ASDHC AC timing specifications | (High Speed/Full Speed) ⁶ |
|-------------|--------------------------------|--------------------------------------|
| Table 3-82. | esure ac timing specifications | (Figh Speed/Full Speed) |

| Parameter | | Symbol ¹ | Min | Max | Unit | Notes |
|--|--------------------------------------|---|------|-------|------|---------|
| SDHC_CLK clock frequency | SD/SDIO (full-speed/high-speed mode) | f _{scк} | 0 | 25/50 | MHz | 2, 4 |
| | MMC full-speed/high-speed mode | | | 20/52 | | |
| SDHC_CLK clock low time (full-speed/hi | gh-speed mode) | t _{SCKL} | 10/7 | - | ns | 4 |
| SDHC_CLK clock high time (full-speed/h | igh-speed mode) | ^t _{SCKH} 10/7 — ns | | 4 | | |
| SDHC_CLK clock rise and fall times | | t _{sckr/} t _{sckf} | - | 3 | ns | 4 |
| Input setup times: SDHC_CMD, SDHC_D | PATx to SDHC_CLK | t NIIVKH | 2.5 | - | ns | 3, 4, 5 |
| Input hold times: SDHC_CMD, SDHC_DA | NTx to SDHC_CLK | t NIIXKH | 2.5 | _ | ns | 4, 5 |
| Output hold time: SDHC_CLK to SDHC_C | CMD, SDHC_DATx valid | t _{NIKHOX} | -3 | - | ns | 4, 5 |
| Output delay time: SDHC_CLK to SDHC_ | CMD, SDHC_DATx valid | t NIKHOV | - | 3 | ns | 4, 5 |

The symbols used for timing specifications herein follow the pattern of t<sub>(first three letters of functional block)(signal)(state) (reference)(state) for inputs and (first three letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{FHSKHOV} symbolizes eSDHC high-speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that in general, the clock reference symbol is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

- 2. In full-speed mode, the clock frequency value can be 0-25 MHz for an SD/SDIO card and 0-20 MHz for an MMC card. In high-speed mode, the clock frequency value can be 0-50 MHz for an SD/SDIO card and 0-52 MHz for an MMC card.
- 3. To satisfy setup timing, one-way board-routing delay between Host and Card, on SDHC_CLK, SDHC_CMD, and SDHC_DATx should not exceed 1 ns for any high speed MMC card. For any high speed or default speed mode SD card, the one way board routing delay between Host and Card, on SDHC_CLK, SDHC_CMD, and SDHC_DATx should not exceed 1.5ns.
- 4. C_{CARD} = 10 pF, (1 card), and C_{L} = C_{BUS} + C_{HOST} + C_{CARD} = 40 pF.
- 5. The parameter values apply to both full-speed and high-speed modes.
- 6. For recommended operating conditions, see Table 3-2

This figure provides the eSDHC clock input timing diagram.





 $VM = Midpoint voltage (OV_{DD}/2)$

This figure provides the data and command input/output timing diagram.



Figure 3-39. eSDHC data and command input/output timing diagram referenced to clock

This table provides the eSDHC AC timing specifications for SDR50 mode ($EV_{DD}/CV_{DD} = 1.8V$).

| Table 3-83. | eSDHC AC timing (SDR50) ² |
|-------------|--------------------------------------|
|-------------|--------------------------------------|

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|---|------|-----|------|-------|
| SDHC_CLK clock frequency: | f _{SCK} | | 100 | MHz | |
| SDHC_CLK duty cycle | | 47 | 53 | % | |
| SDHC_CLK clock rise and fall times | t _{sckr/} t _{sckf} | _ | 2 | ns | 1 |
| Skew between SDHC_CLK_SYNC_OUT and SDHC_CLK | - | -0.1 | 0.1 | ns | - |
| Input setup times: SDHC_CMD, SDHC_DATx to SDHC_CLK_SYNC_IN | t _{NIIVKH} | 2.1 | _ | ns | |
| Input hold times: SDHC_CMD, SDHC_DATx to SDHC_CLK_SYNC_IN | t _{NIIXKH} | 0.9 | _ | ns | |
| Output hold time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_DATx_DIR, SDHC_CMD_DIR | t _{NIKHOX} | 2.4 | _ | ns | |
| Output delay time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_DATx_DIR, SDHC_CMD_DIR | t _{NIKHOV} | _ | 6.3 | ns | |

Notes: 1. C_{CARD} = 10 pF, (1 card), and C_{L} = C_{BUS} + C_{HOST} + C_{CARD} = 30 pF.

2. For recommended operating conditions, see Table 3-2.

This figure provides the eSDHC clock input timing diagram for SDR50 mode.







This figure shows the eSDHC input AC timing diagram for SDR50 mode.

Figure 3-41. eSDHC SDR50 mode input AC timing diagram



This figure shows the eSDHC output AC timing diagram for SDR50 mode.

Figure 3-42. eSDHC SDR50 mode output AC timing diagram



This table provides the eSDHC AC timing specifications for DDR50/eMMC DDR mode ($EV_{DD}/CV_{DD} = 1.8V$).

Table 3-84.eSDHC AC timing (DDR50/eMMC DDR)³

| Parameter | | Symbol | Min | Max | Units | Notes |
|--|--------------------|--|------|------|-------|-------|
| SDHC_CLK clock frequency | SD/SDIO DDR50 mode | f _{scк} | - | 50 | MHz | - |
| | eMMC DDR mode | | | 50 | | |
| SDHC_CLK duty cycle | | - | 47 | 53 | % | - |
| Skew between SDHC_CLK_SYNC_OUT an | d SDHC_CLK | - | -0.1 | 0.1 | ns | - |
| SDHC_CLK clock rise and fall times | SD/SDIO DDR50 mode | t _{sckr} / t _{sckf} | _ | 4 | ns | 1 |
| | eMMC DDR mode | | | 2 | | 2 |
| Input setup times: SDHC_DATx to SDHC_CLK_SYNC_IN | SD/SDIO DDR50 mode | t _{NDIVKH} | 0.5 | _ | ns | - |
| | eMMC DDR mode | | 0.6 | | | |
| Input hold times: SDHC_DATx to SDHC_CLK_SYNC_IN | SD/SDIO DDR50 mode | t _{NDIXKH} | 0.98 | _ | ns | - |
| | eMMC DDR mode | | 0.98 | | | |
| Output hold time: SDHC_CLK to SDHC_DATx valid, SDHC_DATx_DIR | SD/SDIO DDR50 mode | t NDKHOX | 2.2 | _ | ns | - |
| | eMMC DDR mode | | 3.9 | | | |
| Output delay time: SDHC_CLK to SDHC_DATx valid, SDHC_DATx_DIR | SD/SDIO DDR50 mode | t NDKHOV | _ | 5.7 | ns | - |
| | eMMC DDR mode | | | 6.3 | | |
| Input setup times: SDHC_CMD to SDHC_CLK_SYNC_IN | SD/SDIO DDR50 mode | t _{NIIVKH} | 3.3 | _ | ns | - |
| | eMMC DDR mode | | 2.7 | | | |
| Input hold times: SDHC_CMD to SDHC_CLK_SYNC_IN | SD/SDIO DDR50 mode | t NIIXKH | 0.4 | _ | ns | - |
| | eMMC DDR mode | | 0.4 | | | |
| Output hold time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR | SD/SDIO DDR50 mode | t _{NIKHOX} | 2.2 | _ | ns | - |
| | eMMC DDR mode | | 4.4 | | | |
| Output delay time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR | SD/SDIO DDR50 mode | t _{NIKHOV} | _ | 12.2 | ns | - |
| | eMMC DDR mode | | | 14.6 | | |

Notes: 1. C_{CARD} = 10 pF, (1 card).

2. $C_{L} = C_{BUS} + C_{HOST} + C_{CARD} = 20 \text{ pF for MMC. 40pF for SD.}$

3. For recommended operating conditions, see Table 3-2.

107

This table provides the eSDHC AC timing specifications for eMMC DDR mode ($EV_{DD}/CV_{DD} = 3.3V$).

Table 3-85.eSDHC AC timing (eMMC DDR)³

| Parameter | | Symbol | Min | Max | Units | Notes |
|--|---------------|--|------|------|-------|-------|
| SDHC_CLK clock frequency | eMMC DDR mode | f _{scк} | - | 49 | MHz | - |
| SDHC_CLK duty cycle | | _ | 47 | 53 | % | _ |
| Skew between SDHC_CLK_SYNC_OUT and SDHC_CLK | | - | -0.1 | 0.1 | ns | - |
| SDHC_CLK clock rise and fall times | eMMC DDR mode | t _{sckr} / t _{sckf} | _ | 2 | ns | 2 |
| Input setup times: SDHC_DATx to SDHC_CLK_SYNC_IN | eMMC DDR mode | t _{NDIVKH} | 1.33 | _ | ns | - |
| Input hold times: SDHC_DATx to SDHC_CLK_SYNC_IN | eMMC DDR mode | t _{NDIXKH} | 1.32 | _ | ns | 4 |
| Output hold time: SDHC_CLK to SDHC_DATx valid, SDHC_DATx_DIR | eMMC DDR mode | t _{NDKHOX} | 3.9 | - | ns | - |
| Output delay time: SDHC_CLK to SDHC_DATx valid, SDHC_DATx_DIR | eMMC DDR mode | t _{NDKHOV} | - | 6.3 | ns | - |
| Input setup times: SDHC_CMD to SDHC_CLK_SYNC_IN | eMMC DDR mode | t _{NIIVKH} | 2.7 | - | ns | - |
| Input hold times: SDHC_CMD to SDHC_CLK_SYNC_IN | eMMC DDR mode | t _{NIIXKH} | 0.4 | - | ns | - |
| Output hold time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR | eMMC DDR mode | t _{NIKHOX} | 4.4 | _ | ns | - |
| Output delay time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR | eMMC DDR mode | t _{NIKHOV} | - | 14.6 | ns | - |

Notes: 1. $C_{CARD} = 10 \text{ pF}$, (1 card).

2. $C_{L} = C_{BUS} + C_{HOST} + C_{CARD} = 20 \text{ pF for MMC. 40pF for SD.}$

3. For recommended operating conditions, see Table 3-2.

4. Refer eSDHC A-008936
This figure shows the eSDHC DDR50/eMMC DDR mode input AC timing diagram.





This figure shows the DDR50/eMMC DDR mode output AC timing diagram.





This table provides the eSDHC AC timing specifications for SDR104/eMMC HS200 mode as defined in Figure 3-45 ($EV_{DD}/CV_{DD} = 1.8V$).

| Table 3-86. | eSDHC AC timing (SDR104/eMMC HS200) |
|-------------|-------------------------------------|
|-------------|-------------------------------------|

| Parameter | | Symbol | Min | Max | Units | Notes |
|---|---------------------|--------------------------------------|-------|------|---------------|-------|
| SDHC_CLK clock frequency | SD/SDIO SDR104 mode | ^f scк | - | 165 | MHz | - |
| | eMMC HS200 mode | | | 175 | | |
| SDHC_CLK duty cycle | | - | 47 | 53 | % | - |
| SDHC_CLK clock rise and fall times | | t _{SCKR} /t _{SCKF} | _ | 1 | ns | 1 |
| Output hold time: SDHC_CLK to SDHC_CMD, SDHC DATx valid, SDHC_CMD_DIR, SDHC_DATx_DIR | SD/SDIO SDR104 mode | ^t NIKHOX | 1.58 | _ | ns | - |
| | eMMC HS200 mode | | 1.6 | | | |
| Output delay time: SDHC_CLK to SDHC_CMD, SDHC DATx valid, SDHC_CMD_DIR, SDHC_DATx_DIR | SD/SDIO SDR104 | ^t nikhov | _ | 4.15 | ns | _ |
| | eMMC HS200 mode | | | 3.9 | | |
| Input data window (UI) | SD/SDIO SDR104 mode | t _{IDV} | 0.5 | _ | Unit interval | _ |
| | eMMC HS200 mode | | 0.475 | | | |

Notes: 1. $C_L = C_{BUS} + C_{HOST} + C_{CARD} = 10 \text{ pF.}$

This figure provides the SDR104/HS200 mode timing diagram.





3.16 Multicore programmable interrupt controller (MPIC)

This section describes the DC and AC electrical specifications for the multicore programmable interrupt controller.

3.16.1 MPIC DC specifications

These tables provides the DC electrical characteristics for the MPIC interface. IRQ's pins are on L1VDD, O1VDD, DVDD and CVDD power supplies.

Table 3-87. MPIC DC electrical characteristics $(O1V_{DD} = 1.8V)^3$

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------|-----|------|-------|
| Input high voltage | V _{IH} | 1.2 | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.6 | V | 1 |
| Input current ($O1V_{IN} = 0V \text{ or } O1V_{IN} = O1V_{DD}$) | l IN | - | ±50 | μΑ | 2 |
| Output high voltage (O1 V_{DD} = min, I_{OH} = -0.5 mA) | V _{OH} | 1.35 | - | V | - |
| Output low voltage (O1V _{DD} = min, I_{ol} = 0.5 mA) | V _{OL} | _ | 0.4 | V | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the min and max DV_{IN} respective values found in Table 3-2.

2. The symbol $O1V_{IN}$, in this case, represents the $O1V_{IN}$ symbol referenced in Table 3-2.

| Parameter | Symbol | Min | Max | Unit | Notes | | |
|---|-----------------|------------|------------|------|-------|--|--|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1, 4 | | |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1, 4 | | |
| Input current (DV_{IN} = 0V or DV_{IN} = DV_{DD}) | I IN | - | ±50 | μA | 2 | | |
| Output high voltage (DV _{DD} = min, I _{OH} = –0.5 mA) | V _{OH} | 1.35 | - | V | - | | |
| Output low voltage (DV _{DD} = min, I_{ot} = 0.5 mA) | V _{OL} | - | 0.4 | V | _ | | |

Table 3-88.MPIC DC electrical characteristics $(DV_{DD} = 1.8V)^3$

Notes: 1. The min V_{μ} and max V_{μ} values are based on the min and max DV_{IN} respective values found in Table 3-2.

- 2. The symbol DV_{IN} , in this case, represents the DV_{IN} symbol referenced in Table 3-2.
 - 3. For recommended operating conditions, see Table 3-2.
 - 4. DVDD should be replaced by the respective IO power supply i.e. L1VDD, DVDD or CVDD.

Parameter Symbol Min Unit Notes Max V_{IH} 0.7 * DVDD Input high voltage ٧ 1,4 v" 0.2 * DVDD v Input low voltage 1,4 Input current ($DV_{IN} = 0V$ or $DV_{IN} = DV_{DD}$) I _ ±50 μΑ 2 V_{OH} Output high voltage ($DV_{DD} = min$, $I_{OH} = -1$ mA) 2.0 _ ٧ _ V_{OL} Output low voltage (DV_{DD} = min, I_{oL} = 1 mA) _ 0.4 V _

Table 3-89.MPIC DC electrical characteristics $(DV_{DD} = 2.5V)^3$

Notes: 1. The min V_{μ} and max V_{μ} values are based on the min and max DV_{μ} respective values found in Table 3-2.

2. The symbol DV_{IN} , in this case, represents the DV_{IN} symbol referenced in Table 3-2.

3. For recommended operating conditions, see Table 3-2.

4. DVDD should be replaced by the respective IO power supply i.e. L1VDD, DVDD or CVDD.

Table 3-90. MPIC DC electrical characteristics $(DV_{DD} = 3.3V)^3$

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1, 4 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1, 4 |
| Input current (DV_{IN} = 0V or DV_{IN} = DV_{DD}) | I IN | _ | ±40 | μΑ | 2 |
| Output high voltage (DV_{DD} = min, I_{OH} = -2 mA) | V _{OH} | 2.4 | _ | V | _ |
| Output low voltage (DV_{DD} = min, I_{ol} = 2 mA) | V _{OL} | _ | 0.4 | V | _ |

Notes: 1. The min V_{μ} and max V_{μ} values are based on the min and max DV_{IN} respective values found in Table 3-2.

2. The symbol DV_{IN} , in this case, represents the DV_{IN} symbol referenced in Table 3-2.

3. For recommended operating conditions, see Table 3-2.

4. DVDD should be replaced by the respective IO power supply i.e. L1VDD, DVDD or CVDD.

3.16.2 MPIC AC timing specifications

This table provides the MPIC input and output AC timing specifications.

| Table 3-91. MPIC Input AC timing speci | fications |
|--|-----------|
|--|-----------|

| Characteristic | Symbol | Min | Max | Unit | Notes |
|---------------------------------|------------|-----|-----|---------|-------|
| MPIC inputs-minimum pulse width | t PIWID | 3 | - | SYSCLKs | 1, 3 |

Notes: 1. MPIC inputs and outputs are asynchronous to any visible clock. MPIC outputs must be synchronized before use by any external synchronous logic. MPIC inputs are required to be valid for at least t_{PNVD} ns to ensure proper operation when working in edge triggered mode.

- 2. For recommended operating conditions, see Table 3-2.
- Entry and exit from deep sleep respectively require a minimum pulse width t_{PIWID} of 25 SYSCLK. See the Reference Manual for details on Entry and Exit from deep sleep.

3.17 JTAG controller

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface.

3.17.1 JTAG DC electrical characteristics

This table provides the JTAG DC electrical characteristics.

| Table 3-92. | JTAG DC electrical characteristics $(OV_{DD} = 1.8V)^3$ |
|-------------|---|
|-------------|---|

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------|-----|------|-------|
| Input high voltage | V _{IH} | 1.2 | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.6 | V | 1 |
| Input current (OV _{IN} = 0V or OV _{IN} = OV _{DD}) | I _{IN} | - | ±50 | μΑ | 2 |
| Output high voltage (OV_{DD} = min, I_{OH} = -0.5 mA) | V _{OH} | 1.35 | - | V | - |
| Output low voltage (OV_{DD} = min, I_{ol} = 0.5 mA) | V _{OL} | - | 0.4 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3-2.

- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol found in Table 3-2.
- 3. For recommended operating conditions, see Table 3-2.

3.17.2 JTAG AC timing specifications

This table provides the JTAG AC timing specifications as defined in Figure 3-46 through Figure 3-49.

| Table 3-93. | JTAG AC timing specifications ⁴ |
|-------------|--|
|-------------|--|

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|--------------------------------------|-----|-----|------|-------|
| JTAG external clock frequency of operation | f _{JTG} | 0 | 25 | MHz | _ |
| JTAG external clock cycle time | t _{JTG} | 40 | _ | ns | _ |
| JTAG external clock pulse width measured at 1.4V | t JTKHKL | 15 | _ | ns | _ |
| JTAG external clock rise and fall times | t _{JTGR} /t _{JTGF} | 0 | 2 | ns | _ |
| TRST_B assert time | t TRST | 25 | _ | ns | 2 |
| Input setup times | t JTDVKH | 7.5 | _ | ns | _ |
| Input hold times | t JTDXKH | 10 | _ | ns | _ |
| Output valid times | t JTKLDV | | | ns | 3 |
| Boundary–scan data | | - | 15 | | |
| TDO | | - | 10 | | |
| Output hold times | t JTKLDX | 0 | _ | ns | 3 |

Notes: 1. The symbols used for timing specifications follow the pattern $t_{(first two letters of functional block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first two letters of functional block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- 2. TRST_B is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 4. For recommended operating conditions, see Table 3-2.

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.



Figure 3-46. AC test load for the JTAG interface

This figure provides the JTAG clock input timing diagram.





This figure provides the TRST_B timing diagram.





This figure provides the boundary-scan timing diagram.

Figure 3-49. Boundary-scan timing diagram



3.18 I2C interface

This section describes the DC and AC electrical characteristics for the I²C interface.

3.18.1 I2C DC electrical characteristics

This table provides the DC electrical characteristics for the I²C interfaces operating at 3.3V.

Table 3-94. I^2C DC electrical characteristics (DV_{DD} = 3.3V)⁵

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1 |
| Output low voltage (I _{ot} = 3.0 mA) | V _{OL} | - | 0.4 | V | _ |
| Pulse width of spikes which must be suppressed by the input filter | t I2KHKL | 0 | 50 | ns | 3 |
| Input current each I/O pin (input voltage is between $0.1 \times DV_{DD}$ and $0.9 \times DV_{DD}$ (max) | I, | -50 | 50 | μΑ | 4 |
| Capacitance for each I/O pin | C , | - | 10 | pF | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2.

2. See the chip reference manual for information about the digital filter used.

- 3. I/O pins obstruct the SDA and SCL lines if DV_{DD} is switched off.
- 4. For recommended operating conditions, see Table 3-2.

This table provides the DC electrical characteristics for the I²C interfaces operating at 2.5V.

Table 3-95. I^2C DC electrical characteristics (DV_{DD} = 2.5V)⁵

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|---------------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1 |
| Output low voltage (DV _{DD} = min, I_{ot} = 3 mA) | V _{OL} | 0 | 0.4 | V | - |
| Pulse width of spikes which must be suppressed by the input filter | t _{I2KHKL} | 0 | 50 | ns | 3 |
| Input current each I/O pin (input voltage is between $0.1 \times DV_{DD}$ and $0.9 \times DV_{DD}$ (max) | I, | -50 | 50 | μΑ | 4 |
| Capacitance for each I/O pin | C , | _ | 10 | pF | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2.

2. See the chip reference manual for information about the digital filter used.

3. I/O pins obstruct the SDA and SCL lines if $\mathsf{DV}_{\mathsf{DD}}$ is switched off.

This table provides the DC electrical characteristics for the I²C interfaces operating at 1.8V.

Table 3-96. I^2C DC electrical characteristics $(DV_{DD} = 1.8V)^5$

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1 |
| Output low voltage (DV _{DD} = min, I_{α} = 3 mA) | V _{OL} | 0 | 0.36 | V | - |
| Pulse width of spikes which must be suppressed by the input filter | t I2KHKL | 0 | 50 | ns | 3 |
| Input current each I/O pin (input voltage is between 0.1 × $\rm DV_{DD}$ and 0.9 × $\rm DV_{DD}(max)$ | I, | -50 | 50 | μΑ | 4 |
| Capacitance for each I/O pin | C , | _ | 10 | pF | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2.

2. See the chip reference manual for information about the digital filter used.

3. I/O pins obstruct the SDA and SCL lines if DV_{DD} is switched off.

4. For recommended operating conditions, see Table 3-2.

3.18.2 I²C AC timing specifications

This table provides the AC timing parameters for the I²C interfaces.

| Table 3-97. | I ² C AC timing | specifications ⁵ |
|-------------|----------------------------|-----------------------------|
|-------------|----------------------------|-----------------------------|

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|---------------------|----------------------|-----|------|-------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz | 2 |
| Low period of the SCL clock | t _{I2CL} | 1.3 | _ | μs | _ |
| High period of the SCL clock | t _{I2CH} | 0.6 | _ | μs | _ |
| Setup time for a repeated START condition | t I2SVKH | 0.6 | - | μs | - |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t I2SXKL | 0.6 | - | μs | _ |
| Data setup time | t _{i2DVKH} | 100 | _ | ns | - |
| Data input hold time: | t _{I2DXKL} | | | μs | 3 |
| CBUS compatible masters | | - | _ | | |
| I ² C bus devices | | 0 | _ | | |
| Data output delay time | t _{I2OVKL} | - | 0.9 | μs | 4 |
| Setup time for STOP condition | t _{I2PVKH} | 0.6 | - | μs | - |
| Bus free time between a STOP and START condition | t _{i2KHDX} | 1.3 | - | μs | - |
| Noise margin at the LOW level for each connected device (including hysteresis) | V _{NL} | $0.1 \times OV_{DD}$ | - | v | _ |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V _{NH} | $0.2 \times OV_{DD}$ | _ | v | _ |
| Capacitive load for each bus line | Cb | - | 400 | pF | - |

- Notes: 1. The symbols used for timing specifications herein follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t12DVKH symbolizes I2C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{12c} clock reference (K) going to the high (H) state or setup time. Also, t_{125VKL} symbolizes I²C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t_{12c} clock reference (K) going to the low (L) state or hold time. Also, t_{125VKL} symbolizes I²C timing (I2) for the time that the data with respect to the t_{12c} clock reference (K) going to the low (L) state or hold time. Also, t_{125VKL} symbolizes I²C timing (I2) for the time that the data with respect to the stop time. Also, t_{125VKL} symbolizes I²C timing (I2) for the time that the data with respect to the stop time.
 - 2. The requirements for I²C frequency calculation must be followed. See *Determining the I²C Frequency Divider Ratio for SCL* (AN2919).
 - 3. As a transmitter, the chip provides a delay time of at least 300 ns for the SDA signal (referred to the V_{Hemin} of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the chip acts as the l²C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the chip does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the chip as transmitter, see *Determining the l²C Frequency Divider Ratio for SCL* (AN2919).
 - 4. The maximum t_{120VKL} has to be met only if the device does not stretch the LOW period (t_{12CL}) of the SCL signal.
 - 5. For recommended operating conditions, see Table 3-2.

This figure provides the AC test load for the I²C.

Figure 3-50. I²C AC test load



This figure shows the AC timing diagram for the I²C bus.



Figure 3-51. I²C Bus AC timing diagram

118

3.19 **GPIO** interface

This section describes the DC and AC electrical characteristics for the GPIO interface. GPIO pins are on OVDD, O1VDD, DVDD, CVDD, EVDD, L1VDD and LVDD power supplies.

3.19.1 **GPIO DC electrical characteristics**

This table provides the DC electrical characteristics for GPIO pins operating at 3.3V. GPIO pins on DVDD, CVDD, EVDD, L1VDD and LVDD power supplies.

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | _ | V | 1, 4 |
| Input low voltage | V _{IL} | _ | 0.2 * DVDD | V | 1, 4 |
| Input current ($V_{IN} = 0V \text{ or } V_{IN} = DV_{DD}$ | I _{IN} | - | ±50 | μA | 2 |
| Output high voltage (DV _{DD} = min, I _{OH} = -2 mA) | v _{он} | 2.4 | _ | V | _ |
| Output low voltage (DV _{DD} = min, I_{ol} = 2 mA) | V _{OL} | _ | 0.4 | V | _ |

Table 3-98. GPIO DC electrical characteristics (3.3V)³

1. The min V_{II} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2 Notes:

2. The symbol V_{IN} , in this case, represents the DV_{IN} symbol referenced in Recommended operating conditions.

- 3. For recommended operating conditions, see Table 3-2.
- 4. DVDD should be replaced by the respective IO power supply i.e. L1VDD, LVDD, EVDD or CVDD.

This table provides the DC electrical characteristics for GPIO pins operating at 2.5V. GPIO pins on DVDD, CVDD, EVDD, L1VDD and LVDD power supplies.

| GPIO DC electrical characteristics (2.5V) ⁻ | | | | | | | | |
|--|-----------------|------------|------------|------|-------|--|--|--|
| Parameter | Symbol | Min | Max | Unit | Notes | | | |
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1, 4 | | | |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1, 4 | | | |
| Input current (V_{IN} = 0V or V_{IN} = DV _{DD} | I IN | - | ±50 | μΑ | 2 | | | |
| Output high voltage (DV _{DD} = min, I _{OH} = –1 mA) | V _{OH} | 2.0 | - | V | - | | | |
| Output low voltage (DV_{DD} = min, I_{α} = 1 mA) | V _{OL} | - | 0.4 | V | - | | | |

Table 2 00 CDIO DC algorithmal abaractoristics (2 E)/3

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3-2

- 2. The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.
- 4. DVDD should be replaced by the respective IO power supply i.e. L1VDD, LVDD, EVDD or CVDD.

This table provides the DC electrical characteristics for GPIO pins operating at 1.8V. GPIO pins on DVDD, CVDD, EVDD, L1VDD and LVDD power supplies.

| Table 3-100. GPIO DC electrical characteristics (1.8V) ³ | |
|--|--|
|--|--|

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | - | V | 1, 4 |
| Input low voltage | V _{IL} | - | 0.2 * DVDD | V | 1, 4 |
| Input current (V_{IN} = 0V or V_{IN} = DV _{DD}) | I _{IN} | - | ±50 | μA | 2 |
| Output high voltage (DV _{DD} = min, I _{OH} = –0.5 mA) | V _{OH} | 1.35 | _ | V | - |
| Output low voltage (DV _{DD} = min, I₀ = 0.5 mA) | V _{OL} | _ | 0.4 | V | _ |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3-2.

- 2. The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.
- 4. DVDD should be replaced by the respective IO power supply i.e. L1VDD, LVDD, EVDD or CVDD.

This table provides the DC electrical characteristics for GPIO pins operating at $O1V_{DD}/OV_{DD} = 1.8V$.

 Table 3-101.
 GPIO DC electrical characteristics (OVDD/O1VDD = 1.8V)³

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------|-----|------|-------|
| Input high voltage | V _{IH} | 1.2 | - | V | 1 |
| Input low voltage | V _{IL} | - | 0.6 | V | 1 |
| Input current (V_{IN} = 0V or V_{IN} = 0 V_{DD}) | l IN | - | ±50 | μA | 2 |
| Output high voltage (OV _{DD} /O1V _{DD} = min, I _{OH} = -0.5 mA) | v _{oh} | 1.35 | - | V | - |
| Output low voltage $(OV_{DD}/O1V_{DD} = min, I_{\alpha} = 0.5 mA)$ | V _{OL} | - | 0.4 | V | - |

Notes: 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3-2.

- The symbol V_{IN}, in this case, represents the OV_{IN}/O1V_{IN} symbol referenced in Recommended operating conditions.
- 3. For recommended operating conditions, see Table 3-2.

120

3.19.2 GPIO AC timing specifications

This table provides the GPIO input and output AC timing specifications.

 Table 3-102.
 GPIO input AC timing specifications²

| Parameter | Symbol | Min | Unit | Notes |
|---------------------------------|--------------------|-----|------|-------|
| GPIO inputs-minimum pulse width | t _{PIWID} | 20 | ns | 1, 3 |

Notes: 1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PNVD} to ensure proper operation.

- 2. For recommended operating conditions, see Table 3-2.
- 3. Entry and exit from deep sleep respectively require a minimum pulse width t_{PIMD} of 35 SYSCLK. See the Reference Manual for details on Entry and Exit from deep sleep.

This figure provides the AC test load for the GPIO.

Figure 3-52. GPIO AC test load



3.20 Display interface unit

This section describes the DIU DC and AC electrical characteristics.

3.20.1 DIU DC electrical characteristics

This table provides the DIU DC electrical characteristics.

| Table 3-103. | DIU DC electrical characteristics | (3.3V) ¹ |
|--------------|-----------------------------------|---------------------|
|--------------|-----------------------------------|---------------------|

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|-----|-----|------|-------|
| Output high voltage (DV _{DD} = min, I _{OH} = –2 mA) | V _{OH} | 2.4 | _ | V | _ |
| Output low voltage (DV _{DD} = min, I _{ot} = 2 mA) | V _{OL} | _ | 0.4 | V | - |

3.20.2 DIU AC timing specifications

The table provides the output AC timing specifications for DIU interface.

 Table 3-104.
 DIU interface timing parameters

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|--|--------------------------|-------------------------|--------------------------|------|
| Display pixel clock period | t pcp | 6.67 | - | - | ns |
| Display pixel clock high time | t _{СКН} | $0.45 \times t_{_{PCP}}$ | $0.5 \times t_{_{PCP}}$ | $0.55 \times t_{_{PCP}}$ | ns |
| LCD interface pixel clock low time | t _{CKL} | $0.45 \times t_{_{PCP}}$ | $0.5 \times t_{_{PCP}}$ | $0.55 \times t_{_{PCP}}$ | ns |
| Pixel data output setup with respect to pixel clock | t _{diukhds} t _{diuklds} | 1.2 | _ | _ | ns |
| Pixel data output hold with respect to pixel clock | t _{diukhdx} t _{diukldx} | 1.2 | - | _ | ns |
| VSYNC/ HSYNC/ DE output setup respect to pixel clock | t DIUKHSS | 1.2 | _ | - | ns |
| VSYNC/ HSYNC/ DE output hold respect to pixel clock | t DIUKHSX | 3.8 | _ | _ | ns |

Note: 1. Display pixel clock frequency must be less than or equal to 1/4 of the platform clock.

Figure 3-53. DIU interface AC timing diagram



3.21 TDM interface

This section describes the DC and AC electrical specifications for the TDM interface.

3.21.1 TDM DC Timing Specifications

This table provides the DC electrical characteristics for the TDM interface.

 Table 3-105.
 TDM DC Electrical Characteristics (DV_{DD} = 3.3V)³

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|------------|------------|------|-------|
| Input high voltage | V _{IH} | 0.7 * DVDD | _ | V | 1 |
| Input low voltage | V _{IL} | _ | 0.2 * DVDD | V | 1 |
| Input current ($DV_{IN} = 0V$ or $DV_{IN} = DV_{DD}$) | I IN | _ | ±50 | μA | 2 |
| Output high voltage (DV_{DD} = min, I_{OH} = -2 mA) | V _{OH} | 2.4 | _ | V | _ |
| Output low voltage (DV _{DD} = min, I_{ot} = 2 mA) | V _{OL} | _ | 0.4 | V | _ |

Notes: 1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max DV_{IN} values found in Table 3-2

2. Note that the symbol DV_{IN} represents the input voltage of the supply. It is referenced in Recommended operating conditions

3. For recommended operating conditions, see Table 3-2

3.21.2 TDM AC Timing Specifications

This table provides the input and output AC timing specifications for the TDM interface.

 Table 3-106.
 TDM AC Timing Specifications for 50 MHz¹

| Characteristic | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------|------|------|-------|
| TDM_RXCLK/TDM_TXCLK | t _{DM} | 20.0 | - | ns | - |
| TDM_RXCLK/TDM_TXCLK high pulse width | t DM_HIGH | 8.0 | - | ns | - |
| TDM_RXCLK/TDM_TXCLK low pulse width | t DM_LOW | 8.0 | - | ns | - |
| TDM all input setup time | t DMIVKH | 3.0 | - | ns | 2 |
| TDM_RXD hold time | t DMRDIXKH | 3.5 | - | ns | - |
| TDM_TFS/TDM_RFS input hold time | t DMFSIXKH | 2.0 | - | ns | 2 |
| TDM_TXCLK high to TDM_TXD output active | t DM_OUTAC | 4.0 | _ | ns | 2, 3 |
| TDM_TXCLK high to TDM_TXD output valid | t DMTKHOV | _ | 14.0 | ns | 2, 3 |
| TDM_TXD hold time | t DMTKHOX | 2.0 | _ | ns | _ |
| TDM_TXCLK high to TDM_TXD output high impedance | t DM_OUTHI | _ | 10.0 | ns | _ |
| TDM_TFS/TDM_RFS output valid | t DMFSKHOV | - | 13.5 | ns | 2 |
| TDM_TFS/TDM_RFS output hold time | t DMFSKHOX | 2.5 | - | ns | 2 |

Notes: 1. All values are based on a maximum TDM interface frequency of 50 MHz.

The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)(reference) (state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

- Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. T_{DMxTCK} and T_{DMxRCK} are shown using the rising edge.
- 4. Output values are based on 30 pF capacitive load.

This figure shows the TDM receive signal timing.

Figure 3-54. TDM Receive Signals



This figure shows the TDM transmit signal timing.

Figure 3-55. TDM Transmit Signals



3.22 High-speed serial interfaces (HSSI)

The chip features a serializer/deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express, SATA, SGMII and QSGMII data transfers.

This section describes the common portion of SerDes DC electrical specifications: the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also shown.

3.22.1 Signal terms definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines the terms that are used in the description and specification of differential signals.

This figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. This figure shows the waveform for either a transmitter output (SD_TX n_P and SD_TX n_N) or a receiver input (SD_RX n_P and SD_RX n_N). Each signal swings between A volts and B volts where A > B.



Using this waveform, the definitions are as shown in the following list. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment:

Single-Ended Swing

The transmitter output signals and the receiver input signals SD_TXn_P, SD_TXn_N, SD_RXn_P and SD_RXn_N each have a peak-to-peak swing of A - B volts. This is also referred as each signal wire's single-ended swing.

Differential Output Voltage, Vod (or Differential Output Swing)

The differential output voltage (or swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SD_TXn_P}$ - $V_{SD_TXn_N}$. The V_{OD} value can be either positive or negative.

Differential Input Voltage, VID (or Differential Input Swing)

The differential input voltage (or swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SD RXn P}$ - $V_{SD RXn N}$. The V_{ID} value can be either positive or negative.

Differential Peak Voltage, VDIFFp

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage, $V_{DIFFp} = |A - B|$ volts.

Differential Peak-to-Peak, VDIFFp-p

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A - B to -(A - B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A - B)|$ volts, which is twice the differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-to-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|^{-1}$

Differential Waveform

The differential waveform is constructed by subtracting the inverting signal (SD_TXn_N, for example) from the non-inverting signal (SD_TXn_P, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. See Figure 3-61 as an example for differential waveform.

Common Mode Voltage, Vcm

The common mode voltage is equal to half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = (V_{SD_TXn} + V_{SD_TXn_B}) \sim$ 2 = (A + B) \sim 2, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. It may be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset on some occasions.

To illustrate these definitions using real values, consider the example of a current mode logic (CML) transmitter that has a common mode voltage of 2.25V and outputs, TD and TD_B. If these outputs have a swing from 2.0V to 2.5V, the peak-to-peak voltage swing of each signal (TD or TD_B) is 500 mV p-p, which is referred to as the single-ended swing for each signal. Because the differential signaling environment is fully symmetrical in this example, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV. In other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage ($V_{DIFFp-p}$) is 1000 mV p-p.

3.22.2 SerDes reference clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD1_REF_CLK[1:2]_P and SD1_REF_CLK[1:2]_N.

SerDes may be used for various combinations of the following IP blocks based on the RCW Configuration field SRDS_PRTCLn:

- SGMII (1.25 Gbaud), QSGMII (5 Gbps only)
- PEX1/2/3/4 (2.5 and 5Gbps)
- Aurora (2.5 and 5 Gbps)
- SATA1/2 (1.5 and 3.0 Gbps)

The following sections describe the SerDes reference clock requirements and provide application information.

3.22.2.1 SerDes spread-spectrum clock source recommendations

SDn_REF_CLKn_P/SDn_REF_CLKn_N are designed to work with spread-spectrum clock for PCI Express protocol only with the spreading specification defined in Table 3-106. When using spread-spectrum clocking for PCI Express, both ends of the link partners should use the same reference clock. For best results, a source without significant unintended modulation must be used.

For SATA protocol, the SerDes transmitter does not support spread-spectrum clocking. The SerDes receiver does support spread-spectrum clocking on receive, which means the SerDes receiver can receive data correctly from a SATA serial link partner using spread- spectrum clocking.

The spread-spectrum clocking cannot be used if the same SerDes reference clock is shared with other non-spread-spectrum supported protocols. For example, if the spread- spectrum clocking is desired on a SerDes reference clock for PCI Express and the same reference clock is used for any other protocol such as SATA/SGMII/QSGMII due to the SerDes lane usage mapping option, spread-spectrum clocking cannot be used at all.

| Parameter | Min | Max | Unit | Notes |
|----------------------|-----|------|------|-------|
| Frequency modulation | 30 | 33 | kHz | - |
| Frequency spread | +0 | -0.5 | % | 2 |

| Table 3-107. | SerDes spread-s | pectrum clock so | urce recommendations | 1 |
|--------------|-----------------|------------------|----------------------|---|
| | 00.00000.000.0 | | | _ |

Notes: 1. At recommended operating conditions. See Table 3-2.

2. Only down-spreading is allowed.

3.22.2.2 SerDes reference clock receiver characteristics

This figure shows a receiver reference diagram of the SerDes reference clocks.

Figure 3-57. Receiver of SerDes reference clocks



The characteristics of the clock signals are as follows:

- The SerDes transceivers core power supply voltage requirements (S1V_{DD}) are as specified in Recommended operating conditions.
- The SerDes reference clock receiver reference circuit structure is as follows:
 - The SD1_REF_CLKn_P and SD1_REF_CLKn_N are internally AC-coupled differential inputs as shown in Figure 3-57. Each differential clock input (SD1_REF_CLKn_P or SD1_REF_CLKn_N) has on-chip 50Ω termination to SGNDn followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.
 - The SerDes reference clock input can be either differential or single-ended. See the differential mode and single-ended mode descriptions below for detailed requirements.
- The maximum average current requirement also determines the common mode voltage range.
 - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than 0.4V (0.4V ~ 50 = 8 mA) while the minimum common mode input level is 0.1V above SGND*n*. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA (0-0.8V), such that each phase of the differential input has a single- ended swing from 0V to 800 mV with the common mode voltage at 400 mV.
 - If the device driving the SD1_REF_CLKn_P and SD1_REF_CLKn_N inputs cannot drive 50Ω to SGNDn DC or the drive strength of the clock driver chip exceeds the maximum input current limitations, it must be AC-coupled off-chip.
- The input amplitude requirement is described in detail in the following sections.

3.22.2.3 DC-level requirement for SerDes reference clocks

The DC level requirement for the SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs, as described below:

- Differential Mode
 - The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-to-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing of less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
 - For an external DC-coupled connection, as described in SerDes reference clock receiver characteristics, the maximum average current requirements sets the requirement for average voltage (common mode voltage) as between 100 mV and 400 mV. Figure 3-58 shows the SerDes reference clock input requirement for DC-coupled connection scheme.



Figure 3-58. Differential reference clock input DC requirements (external DC-coupled)

For an external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different common mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGNDn. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (SGNDn). Figure 3-59 shows the SerDes reference clock input requirement for AC-coupled connection scheme.







Single-Ended Mode

- The reference clock can also be single-ended. The SD1_REF_CLKn_P input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-to- peak (from V_{MIN} to V_{MAX}) with SD1_REF_CLKn_N either left unconnected or tied to ground.
- The SD1_REF_CLKn input average voltage must be between 200 and 400 mV. Figure 3-60 shows the SerDes reference clock input requirement for single-ended signaling mode.
- To meet the input amplitude requirement, the reference clock inputs may need to be DC- or ACcoupled externally. For the best noise performance, the reference of the clock could be DC- or ACcoupled into the unused phase (SD1_REF_CLKn_N) through the same source impedance as the clock input (SD1_REF_CLKn) in use.



Figure 3-60. Single-ended reference clock input DC requirements

3.22.2.4 AC requirements for SerDes reference clocks

This table lists the AC requirements for SerDes reference clocks for protocols running at data rates up to 5 Gb/s.

This includes PCI Express (2.5, 5 GT/s), SGMII (1.25Gbps), QSGMII (5Gbps). SerDes reference clocks to be guaranteed by the customer's application design.

| Table 3-108. | SD1 REF CLK | P and SD1 | REF CLKn | N input clock require | ments $(S1V_{DD}n = 1.0V)^{(1)}$ |
|--------------|-------------|-----------|----------|-----------------------|----------------------------------|
| | | | | | |

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|--|--|------|---------|------|--------|---------|
| SD1_REF_CLKn_P/SD1_REF_CLKn_N frequency range | ^t CLK_REF | _ | 100/125 | _ | MHz | (2) |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N clock frequency tolerance | ^t clk_tol | -300 | - | 300 | ppm | (3) |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N clock frequency tolerance | ^t clk_tol | -100 | _ | 100 | ppm | (4) |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N reference clock duty cycle | ^t CLK_DUTY | 40 | 50 | 60 | % | (5) |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N max deterministic peak-to- peak jitter at 10 ⁻⁶ BER | t _{clk_dj} | _ | _ | 42 | ps | - |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N total reference clock jitter at 10 ^s BER (peak-to-peak jitter at refClk input) | t _{clk_tj} | _ | _ | 86 | ps | (6) |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N 10 kHz to 1.5 MHz RMS jitter | ^t REFCLK-LF-RMS | _ | _ | 3 | ps RMS | (7) |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N > 1.5 MHz to Nyquist RMS jitter | t _{REFCLK-HF-RMS} | _ | _ | 3.1 | ps RMS | (7) |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N rising/falling edge rate | t _{CLKRR} /t _{CLKFR} | 0.6 | - | 4 | V/ns | (8) |
| Differential input high voltage | v _{IH} | 150 | - | _ | mV | (5) |
| Differential input low voltage | V _{IL} | _ | _ | -150 | mV | (5) |
| Rising edge rate (SD1REF_CLKn_P) to falling edge rate (SD1_REF_CLKn_N) matching | Rise-Fall Matching | _ | _ | 20 | % | (9)(10) |

Notes: 1. For recommended operating conditions, see Table 3-2.

2. Caution: Only 100 and 125 have been tested.In-between values do not work correctly with the rest of the system.

- 3. For PCI Express(2.5, 5 GT/s)
- 4. For SGMII, QSGMII
- 5. Measurement taken from differential waveform
- 6. Limits from PCI Express CEM Rev 2.0
- 7. For PCI Express-5 GT/s, per PCI Express base specification rev 3.0

- Measured from -150 mV to +150 mV on the differential waveform (derived from SD1_REF_CLKn_P minus SD1_REF_CLKn_N). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 3-61.
- 9. Measurement taken from single-ended waveform
- 10. Matching applies to rising edge for SD1_REF_CLKn_P and falling edge rate for SD1_REF_CLKn_N. It is measured using a ±75 mV window centered on the median cross point where SD1_REF_CLKn_P rising meets SD1_REF_CLKn_N falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD1_REF_CLKn_P must be compared to the fall edge rate of SD1_REF_CLKn_N, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 3-62.









3.22.3 SerDes transmitter and receiver reference circuits

This figure shows the reference circuits for SerDes data lane's transmitter and receiver.





The DC and AC specification of SerDes data lanes are defined in each interface protocol section below based on the application usage:

- PCI Express
- Aurora interface
- Serial ATA (SATA) interface
- SGMII interface
- QSGMII interface

Note that external AC-coupling capacitor is required for the above serial transmission protocols with the capacitor value defined in the specification of each protocol section.

3.22.4 PCI Express

This section describes the clocking dependencies, DC and AC electrical specifications for the PCI Express bus.

3.22.4.1 Clocking dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a ±300 ppm tolerance.

3.22.4.2 PCI Express DC physical layer specifications

This section contains the DC specifications for the physical layer of PCI Express on this chip.

3.22.4.2.1 PCI Express DC physical layer transmitter specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 3-109. PCI Express 2.0 (2.5 GT/s) differential transmitter output DC specifications $(X1V_{DD} = 1.35V)^{1}$

| Parameter | Symbol | Min | Typical | Max | Units | Notes |
|--|--------------------------|-----|---------|------|-------|--|
| Differential peak-to-peak output voltage | V TX-DIFFp-p | 800 | 1000 | 1200 | mV | $V_{TX-DIFFp-p} = 2 \times I V_{TX-D+} - V_{TX-D-} I$ |
| De-emphasized differential output voltage (ratio) | V _{TX-DE-RATIO} | 3.0 | 3.5 | 4.0 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. |
| DC differential transmitter impedance | Z _{TX-DIFF-DC} | 80 | 100 | 120 | Ω | Transmitter DC differential mode low Impedance |
| Transmitter DC impedance | Z _{TX-DC} | 40 | 50 | 60 | Ω | Required transmitter D+ as well as D- DC Impedance during all states |

Note: 1. For recommended operating conditions, see Table 3-2.

This table defines the PCI Express 2.0 (5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

| Table 3-110. | PCI Express 2.0 (5 GT/s |) differential transmitter | r output DC specifications | $(X1V_{DD} = 1.35V)^{1}$ |
|--------------|-------------------------|----------------------------|----------------------------|--------------------------|
|--------------|-------------------------|----------------------------|----------------------------|--------------------------|

| Parameter | Symbol | Min | Typical | Max | Units | Notes |
|--|--------------------------------|-----|---------|------|-------|--|
| Differential peak-to-peak output voltage | V _{TX-DIFFp-p} | 800 | 1000 | 1200 | mV | $V_{TX-DIFFp-p} = 2 \times I V_{TX-D+} - V_{TX-D-} I$ |
| Low power differential peak-to- peak output voltage | V _{TX-DIFFp-p_low} | 400 | 500 | 1200 | mV | $V_{TX-DIFFp-p} = 2 \times I V_{TX-D+} - V_{TX-D-} I$ |
| De-emphasized differential output voltage (ratio) | V _{TX-DE-RATIO-3.5dB} | 3.0 | 3.5 | 4.0 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. |
| De-emphasized differential output voltage (ratio) | V _{TX-DE-RATIO-6.0dB} | 5.5 | 6.0 | 6.5 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. |
| DC differential transmitter impedance | Z _{TX-DIFF-DC} | 80 | 100 | 120 | Ω | Transmitter DC differential mode low impedance |
| Transmitter DC Impedance | Z _{TX-DC} | 40 | 50 | 60 | Ω | Required transmitter D+ as well as D- DC impedance during all states |

3.22.4.3 PCI Express DC physical layer receiver specifications

This section discusses the PCI Express DC physical layer receiver specifications for 2.5 GT/s and 5 GT/s.

This table defines the DC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins.

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|---|-----------------------------|-----|------|------|-------|--|
| Differential input peak-to-peak voltage | V _{RX-DIFFp-p} | 120 | 1000 | 1200 | mV | $V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ See Note 1. |
| DC differential input impedance | Z _{RX-DIFF-DC} | 80 | 100 | 120 | Ω | Receiver DC differential mode impedance. See Note 2 |
| DC input impedance | Z _{RX-DC} | 40 | 50 | 60 | Ω | Required receiver D+ as well as D- DC Impedance (50 \pm 20% tolerance). See Notes 1 and 2. |
| Powered down DC input impedance | Z _{RX-HIGH-IMP-DC} | 50 | - | - | kΩ | Required receiver D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3. |
| Electrical idle detect threshold | V RX-IDLE-DET- DIFFp-p | 65 | _ | 175 | mV | $V_{RX-IDLE-DET-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the receiver |

 Table 3-111.
 PCI Express 2.0 (2.5 GT/s) differential receiver input DC specifications (SV_{DD} = 1.0V)⁴

Notes: 1. Measured at the package pins with a test load of 50Ω to GND on each pin.

2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.

3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.

This table defines the DC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers. The parameters are specified at the component pins.

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|---|-----------------------------------|-----|------|------|-------|---|
| Differential input peak-to-peak voltage | V _{RX-DIFFp-p} | 120 | 1000 | 1200 | mV | $V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D} $ See Note 1. |
| DC differential input impedance | Z _{RX-DIFF-DC} | 80 | 100 | 120 | Ω | Receiver DC differential mode impedance. See Note 2 |
| DC input impedance | Z _{RX-DC} | 40 | 50 | 60 | Ω | Required receiver D+ as well as D- DC Impedance (50 \pm 20% tolerance). See Notes 1 and 2. |
| Powered down DC input impedance | Z _{RX-HIGH-IMP-DC} | 50 | _ | _ | kΩ | Required receiver D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3. |
| Electrical idle detect threshold | V _{RX-IDLE-DET-} DIFFp-p | 65 | _ | 175 | mV | $V_{RX-IDLE-DET-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the receiver |

Table 3-112.PCI Express 2.0 (5 GT/s) differential receiver input DC specifications $(SV_{DD} = 1.0V)^4$

Notes: 1. Measured at the package pins with a test load of 50 Ω to GND on each pin.

2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.

- 3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.
- 4. For recommended operating conditions, see Table 3-2.

3.22.4.4 PCI Express AC physical layer specifications

This section contains the AC specifications for the physical layer of PCI Express on this device.

3.22.4.4.1 PCI Express AC physical layer transmitter specifications

This section discusses the PCI Express AC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|----------------------------------|---------------------|--------|-----|--------|-------|--|
| Unit interval | UI | 399.88 | 400 | 400.12 | ps | Each UI is 400 ps \pm 300 ppm. UI does not account for spread-spectrum clock dictated variations. |
| Minimum transmitter eye width | T _{TX-EYE} | 0.75 | _ | _ | UI | The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25$ UI. Does not include spread-spectrum or RefCLK jitter. Includes device random jitter at 10^{-12} . See Notes 1 and 2. |

 Table 3-113.
 PCI Express 2.0 (2.5 GT/s) differential transmitter output AC specifications⁴

| Maximum time between the jitter median and maximum deviation from the median | T _{TX-EYE-MEDIAN- to-} MAX-JITTER | _ | _ | 0.125 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0V$) in relation to a recovered transmitter UI. A recovered transmitter UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the transmitter UI. See Notes 1 and 2. |
|--|--|----|---|-------|----|--|
| AC coupling capacitor | C _{TX} | 75 | _ | 200 | nF | All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 3. |

| Table 3-113. | PCI Express 2.0 (2.5 GT/s) | differential transmitter | output AC specifications ^{4 (Con} | tinued) |
|--------------|----------------------------|--------------------------|--|---------|
|--------------|----------------------------|--------------------------|--|---------|

Notes: 1. Specified at the measurement point into a timing and voltage test load as shown in Figure 3-65 and measured over any 250 consecutive transmitter UIs.

- 2. A $T_{TX-EYE} = 0.75$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.25$ UI for the transmitter collected over any 250 consecutive transmitter UIs. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ median is less than half of the total transmitter jitter budget collected over any 250 consecutive transmitter UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 3. The chip's SerDes transmitter does not have C_{TX} built-in. An external AC coupling capacitor is required.
- 4. For recommended operating conditions, see Table 3-2.

This table defines the PCI Express 2.0 (5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|---|------------------------|--------|--------|--------|-------|---|
| Unit Interval | UI | 199.94 | 200.00 | 200.06 | ps | Each UI is 200 ps \pm 300 ppm. UI does not account for spread-spectrum clock dictated variations. |
| Minimum transmitter eye width | ^Т тх-еуе | 0.75 | - | _ | UI | The maximum transmitter jitter can be derived as: $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25$ UI. See Note 1. |
| Transmitter RMS deterministic jitter > 1.5 MHz | T TX-HF-DJ-DD | _ | _ | 0.15 | ps | - |
| Transmitter RMS deterministic jitter < 1.5 MHz | T _{TX-LF-RMS} | _ | 3.0 | _ | ps | Reference input clock RMS jitter (< 1.5 MHz) at pin < 1 ps |
| AC coupling capacitor | C _{TX} | 75 | _ | 200 | nF | All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 2. |

 Table 3-114.
 PCI Express 2.0 (5 GT/s) differential transmitter output AC specifications³

Notes: 1. Specified at the measurement point into a timing and voltage test load as shown in Figure 3-65 and measured over any 250 consecutive transmitter UIs.

2. The chip's SerDes transmitter does not have C_{TX} built-in. An external AC coupling capacitor is required.

3.22.4.4.2 PCI Express AC physical layer receiver specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 GT/s and 5 GT/s.

This table defines the AC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

| Parameter | Symbol | Min | Тур | Max | Units | Notes | |
|---|---|--------|--------|--------|-------|---|--|
| Unit Interval | UI | 399.88 | 400.00 | 400.12 | ps | Each UI is 400 ps ± 300 ppm. UI does not account spread-spectrum clock dictated variations. | |
| Minimum receiver eye width | T _{RX-EYE} | 0.4 | _ | _ | UI | The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 1 and 2. | |
| Maximum time between the jitter median and maximum deviation from the median. | T _{RX-EYE-MEDIAN-} to-MAX-JITTER | _ | _ | 0.3 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p} = 0V$) in relation to a recovered transmitter UI. A recovered transmitter UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the transmitter UI. See Notes 1, 2 and 3. | |

| Table 3-115. | PCI Express 2.0 (2.5 GT/s) differential receiver input AC specifications4 |
|--------------|---|
|--------------|---|

Notes: 1. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 3-65 must be used as the receiver device when taking measurements. If the clocks to the receiver and transmitter are not derived from the same reference clock, the transmitter UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.

- 2. A T_{RKEFE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive transmitter UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the receiver and transmitter are not derived from the same reference clock, the transmitter UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 3. It is recommended that the recovered transmitter UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.
- 4. For recommended operating conditions, see Table 3-2.

This table defines the AC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

PCI Express 2.0 (5 GT/s) differential receiver input AC specifications¹ Table 3-116.

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|--|------------------|--------|--------|--------|-------|---|
| Unit Interval | UI | 199.40 | 200.00 | 200.06 | ps | Each UI is 200 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations. |
| Max receiver inherent timing error | T RX-TJ-CC | - | _ | 0.4 | UI | The maximum inherent total timing error for common RefClk receiver architecture |
| Max receiver inherent deterministic timing error | T RX-DJ-DD-CC | - | _ | 0.30 | UI | The maximum inherent deterministic timing error for common RefClk receiver architecture |

1. For recommended operating conditions, see Table 3-2. Note:





3.22.4.5 Test and measurement load

> The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be connected to the test/measurement load within 0.2 inches of that load, as shown in the following figure.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/ board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.

138

Figure 3-65. Test/measurement load



3.22.5 Aurora interface

This section describes the Aurora clocking requirements and its DC and AC electrical characteristics.

3.22.5.1 Aurora clocking requirements for SD1_REF_CLKn_P and SD1_REF_CLKn_N For more information on these specifications, see SerDes reference clocks.

3.22.5.2 Aurora DC electrical characteristics

This section describes the DC electrical characteristics for the Aurora interface.

3.22.5.2.1 Aurora transmitter DC electrical characteristics

This table defines the Aurora transmitter DC electrical characteristics.

| Table 3-117. | Aurora transmitter DC electrical characteristics ($XV_{DD} = 1.35V$) ¹ |
|--------------|---|
|--------------|---|

| Parameter | Symbol | Min | Typical | Max | Unit |
|---------------------------------------|-----------------|-----|---------|------|--------|
| Differential output voltage | V DIFFPP | 800 | 1000 | 1600 | mV p-p |
| DC Differential transmitter impedance | Z TX-DIFF-DC | 80 | 100 | 120 | Ω |

Note: 1. For recommended operating conditions, see Table 3-2.

3.22.5.2.2 Aurora receiver DC electrical characteristics

This table defines the Aurora receiver DC electrical characteristics for the Aurora interface.

Table 3-118. Aurora receiver DC electrical characteristics $(SV_{DD} = 1.0V)^1$

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|------------------------------------|-----------------|-----|---------|------|--------|-------|
| Differential input voltage | V _{IN} | 200 | _ | 1600 | mV p-p | 2 |
| DC Differential receiver impedance | Z RX-DIFF-DC | 80 | 100 | 120 | Ω | 3 |

- 2. Measured at receiver
- 3. DC Differential receiver impedance

3.22.5.3 Aurora AC timing specifications

This section describes the AC timing specifications for Aurora.

3.22.5.3.1 Aurora transmitter AC timing specifications

This table defines the Aurora transmitter AC timing specifications. RefClk jitter is not included.

| Table 3-119. | Aurora | transmitter | AC timing | specifications1 |
|--------------|--------|-------------|-----------|-----------------|
| | Autora | transmitter | AC timing | specifications |

| Parameter | Symbol | Min | Typical | Max | Unit |
|--------------------------|----------------|---------------|---------|---------------|--------|
| Deterministic jitter | J _D | - | - | 0.17 | UI p-p |
| Total jitter | J _T | _ | - | 0.35 | UI p-p |
| Unit interval: 2.5 GBaud | UI | 400 – 100 ppm | 400 | 400 + 100 ppm | ps |
| Unit interval: 5.0 GBaud | UI | 200 – 100 ppm | 200 | 200 + 100 ppm | ps |

Note: 1. For recommended operating conditions, see Table 3-2.

3.22.5.3.2 Aurora receiver AC timing specifications

This table defines the Aurora receiver AC timing specifications. RefClk jitter is not included.

 Table 3-120.
 Aurora receiver AC timing specifications³

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|--|-----------------|---------------|---------|-------------------|--------|-------|
| Deterministic jitter tolerance | J _D | - | - | 0.37 | UI p-p | 1 |
| Combined deterministic and random jitter tolerance | J _{DR} | _ | - | 0.55 | UI p-p | 1 |
| Total jitter tolerance | J_T | - | - | 0.65 | UI p-p | 1, 2 |
| Bit error rate | BER | - | - | 10 ⁻¹² | - | - |
| Unit Interval: 2.5 GBaud | UI | 400 – 100 ppm | 400 | 400 + 100 ppm | ps | - |
| Unit Interval: 5.0 GBaud | UI | 200 – 100 ppm | 200 | 200 + 100 ppm | ps | _ |

Notes: 1. Measured at receiver

2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 3-14. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

3.22.6 Serial ATA (SATA) interface

This section describes the DC and AC electrical specifications for the serial ATA (SATA) interface.

3.22.6.1 SATA DC electrical characteristics

This section describes the DC electrical characteristics for SATA.

3.22.6.1.1 SATA DC transmitter output characteristics

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen1i/1m or 1.5 Gbits/s transmission.

| Table 3-121. | Gen1i/1m 1.5G transmitter DC specifications $(X1V_{DD} = 1.35V)^3$ |
|--------------|--|
|--------------|--|

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|--------------------------------|--------------------|-----|-----|-----|--------|-------|
| Tx differential output voltage | V SATA_TXDIFF | 400 | 500 | 600 | mV p-p | 1 |
| Tx differential pair impedance | Z SATA_TXDIFFIM | 85 | 100 | 115 | Ω | 2 |

Notes: 1. Terminated by 50 Ω load

- 2. DC impedance
- 3. For recommended operating conditions, see Table 3-2.

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen2i/2m or 3.0 Gbits/s transmission.

| Table 3-122. | Gen 2i/2m 3G transmitter | DC specifications | $(X1V_{DD} = 1.35V)^2$ |
|--------------|--------------------------|-------------------|------------------------|
|--------------|--------------------------|-------------------|------------------------|

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|--|--------------------|-----|-----|-----|--------|-------|
| Transmitter differential output voltage | V SATA_TXDIFF | 400 | - | 700 | mV p-p | 1 |
| Transmitter differential pair impedance | Z SATA_TXDIFFIM | 85 | 100 | 115 | Ω | _ |

Notes: 1. Terminated by 50 Ω load.

2. For recommended operating conditions, see Table 3-2.

3.22.6.1.2 SATA DC receiver input characteristics

This table provides the Gen1i/1m or 1.5 Gbits/s differential receiver input DC characteristics for the SATA interface.

| Table 3-123. | Gen1i/1m 1.5 G receiver input DC specifications $(SV_{DD} = 1.0V)^3$ |
|--------------|--|
| | |

| Parameter | Symbol | Min | Typical | Max | Units | Notes |
|---------------------------------------|--------------------------|-----|---------|-----|--------|-------|
| Differential input voltage | V SATA_RXDIFF | 240 | 500 | 600 | mV p-p | 1 |
| Differential receiver input impedance | Z _{SATA_RXSEIM} | 85 | 100 | 115 | Ω | 2 |
| OOB signal detection threshold | V SATA_OOB | 50 | 120 | 240 | mV p-p | _ |

Notes: 1. Voltage relative to common of either signal comprising a differential pair

- 2. DC impedance
- 3. For recommended operating conditions, see Table 3-2.

This table provides the Gen2i/2m or 3 Gbits/s differential receiver input DC characteristics for the SATA interface.

Table 3-124. Gen2i/2m 3 G receiver input DC specifications (SV_{DD} = 1.0V)³

| Parameter | Symbol | Min | Typical | Max | Units | Notes |
|--|--------------------------|-----|---------|-----|--------|-------|
| Differential input voltage | V SATA_RXDIFF | 240 | - | 750 | mV p-p | 1 |
| Differential receiver input impedance | Z _{SATA_RXSEIM} | 85 | 100 | 115 | Ω | 2 |
| OOB signal detection threshold | V SATA_OOB | 75 | 120 | 240 | mV p-p | 2 |

Notes: 1. Voltage relative to common of either signal comprising a differential pair

- 2. DC impedance
- 3. For recommended operating conditions, see Table 3-2.

3.22.6.2 SATA AC timing specifications

This section discusses the SATA AC timing specifications.

3.22.6.2.1 AC requirements for SATA REF_CLK

The AC requirements for the SATA reference clock listed in this table are to be guaranteed by the customer's application design.

 Table 3-125.
 SATA reference clock input requirements⁶

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|---|-----------------------|------|-------------|------|------|---------|
| SD1_REF_CLKn_P/SD1_REF_CLKn_N frequency range | t _{CLK_REF} | _ | 100/12 5 | - | MHz | 1 |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N clock frequency tolerance | t _{CLK_TOL} | -350 | - | +350 | ppm | - |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N reference clock duty cycle | t _{CLK_DUTY} | 40 | 50 | 60 | % | 5 |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N cycle- to-cycle clock jitter (period jitter) | ^t сік_сі | _ | _ | 100 | ps | 2 |
| SD1_REF_CLKn_P/SD1_REF_CLKn_N total reference clock jitter, phase jitter (peak-to-peak) | t _{CLK_PJ} | -50 | _ | +50 | ps | 2, 3, 4 |

Notes: 1. Caution: Only 100 and 125MHz have been tested. In-between values do not work correctly with the rest of the system.

2. At RefClk input

3. In a frequency band from 150 kHz to 15 MHz at BER of 10^{-12}

4. Total peak-to-peak deterministic jitter must be less than or equal to 50 ps.

5. Measurement taken from differential waveform

3.22.6.3 AC transmitter output characteristics

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen1i/1m or 1.5 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|--|-----------------------------|----------|----------|----------|--------|-------|
| Channel speed | t _{CH_SPEED} | - | 1.5 | - | Gbps | - |
| Unit Interval | T _{UI} | 666.4333 | 666.6667 | 670.2333 | ps | - |
| Total jitter data-data 5 UI | U _{SATA_TXTJ5UI} | - | - | 0.355 | UI p-p | 1 |
| Total jitter, data-data 250 UI | U _{SATA_TXTJ250UI} | - | - | 0.47 | UI p-p | 1 |
| Deterministic jitter, data-data 5 UI | U _{SATA_TXDJ5UI} | - | - | 0.175 | UI p-p | 1 |
| Deterministic jitter, data-data 250 UI | U _{SATA_TXDJ250UI} | - | - | 0.22 | UI p-p | 1 |

 Table 3-126.
 Gen1i/1m 1.5 G transmitter AC specifications²

Notes: 1. Measured at transmitter output pins peak to peak phase variation, random data pattern

2. For recommended operating conditions, see Table 3-2.

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen2i/2m or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

| Table 3-127. | Gen 2i/2m 3 G t | ransmitter AC specifications ² |
|--------------|-----------------|---|
|--------------|-----------------|---|

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|---|-------------------------------|----------|----------|----------|--------|-------|
| Channel speed | t _{CH_SPEED} | - | 3.0 | - | Gbps | - |
| Unit Interval | T _{UI} | 333.2167 | 333.3333 | 335.1167 | ps | - |
| Total jitter $f_{c_{3dB}} = f_{BAUD} \div 500$ | U _{SATA_TXTJfB/500} | - | - | 0.37 | UI р-р | 1 |
| Total jitter $f_{C3dB} = f_{BAUD} \div 1667$ | U _{SATA_TXTJfB/1667} | - | - | 0.55 | UI p-p | 1 |
| Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 500$ | U SATA_TXDJfB/500 | - | - | 0.19 | UI р-р | 1 |
| Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 1667$ | U SATA_TXDJfB/1667 | - | - | 0.35 | UI p-p | 1 |

Notes: 1. Measured at transmitter output pins peak-to-peak phase variation, random data pattern

3.22.6.4 AC differential receiver input characteristics

This table provides the Gen1i/1m or 1.5 Gbits/s differential receiver input AC characteristics for the SATA interface. The AC timing specifications do not include RefClk jitter.

| Table 3-128. | Gen 1i/1m 1.5G receiver AC specifications ² |
|--------------|--|
|--------------|--|

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|--|-----------------------------|----------|----------|----------|--------|-------|
| Unit Interval | T _{UI} | 666.4333 | 666.6667 | 670.2333 | ps | - |
| Total jitter data-data 5 UI | U _{SATA_RXTJ5UI} | _ | - | 0.43 | UI p-p | 1 |
| Total jitter, data-data 250 UI | U SATA_RXTJ250UI | _ | - | 0.60 | UI p-p | 1 |
| Deterministic jitter, data-data 5 UI | U SATA_RXDJ5UI | - | - | 0.25 | UI p-p | 1 |
| Deterministic jitter, data-data 250 UI | U _{SATA_RXDJ250UI} | _ | - | 0.35 | UI p-p | 1 |

Notes: 1. Measured at receiver.

2. For recommended operating conditions, see Table 3-2.

This table provides the differential receiver input AC characteristics for the SATA interface at Gen2i/2m or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

| Table 3-129. | Gen 2i/2m 3G receiver AC specifications ² |
|--------------|--|
|--------------|--|

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|---|-----------------------|----------|----------|----------|--------|-------|
| Unit Interval | T _{UI} | 333.2167 | 333.3333 | 335.1167 | ps | - |
| Total jitter $f_{GAB} = f_{BAUD} \div 500$ | U SATA_RXTJfB/500 | - | - | 0.60 | UI p-p | 1 |
| Total jitter $f_{GAB} = f_{BAUD} \div 1667$ | U SATA_RXTJfB/1667 | - | - | 0.65 | UI p-p | 1 |
| Deterministic jitter, $f_{cadb} = f_{BAUD} \div 500$ | U SATA_RXDJfB/500 | _ | _ | 0.42 | UI p-p | 1 |
| Deterministic jitter, $f_{G3dB} = f_{BAUD} \div 1667$ | U SATA_RXDJfB/1667 | - | - | 0.35 | UI p-p | 1 |

Notes: 1. Measured at receiver

2. For recommended operating conditions, see Table 3-2.

4. HARDWARE DESIGN CONSIDERATIONS

4.1 System clocking

This section describes the PLL configuration of the chip.

4.1.1 PLL characteristics

Characteristics of the chip's PLLs include the following:

- There are two core cluster PLLs which generate a clock for each core cluster from the externally supplied SYSCLK input.
- Core cluster Group A PLL 1 and Core cluster group A PLL 2
- The frequency ratio between each of the core cluster PLLs and SYSCLK is selected using the configuration bits as described in Core cluster to SYSCLK PLL ratio. The frequency for each core cluster is selected using the configuration bits as described in Table 4-5.
- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Platform to SYSCLK PLL ratio.
- Cluster group A generates an asynchronous clock for eSDHC SDR mode from CGA PLL1 or CGA PLL2. Described in eSDHC SDR mode clock select.
- The DDR block PLL generates an asynchronous DDR clock from the externally supplied DDRCLK input. The frequency ratio is selected using the Memory Controller Complex PLL multiplier/ratio configuration bits as described in DDR controller PLL ratios.
- SerDes block has 2 PLLs which generate a core clock from their respective
- externally supplied SD1_REF_CLKn_P/SD1_REF_CLKn_N inputs. The frequency ratio is selected using the SerDes PLL RCW configuration bits as described in SerDes PLL ratio.
- When using Single Oscillator Source clocking mode, a single onboard oscillator can provide the reference clock (100MHz) to all the PLL's that is, Platform PLL, Core Cluster PLL's, DDR PLL, USB PLL and Serdes PLL's.

4.1.2 Clock ranges

This table provides the clocking specifications for the processor core, platform, memory, and integrated flash controller.

| Characteristic | Maximum processor core frequency | | | | | Unit | Notes | |
|------------------------------------|----------------------------------|------|----------|------|----------|------|-------|---------|
| | 1200 MHz | | 1400 MHz | | 1500 MHz | | | |
| | Min | Max | Min | Max | Min | Max | | |
| Core cluster group PLL frequency | 800 | 1200 | 800 | 1400 | 800 | 1500 | MHz | 1, 2 |
| Core cluster frequency | 400 | 1200 | 400 | 1400 | 400 | 1500 | MHz | 2 |
| Platform clock frequency | 300 | 500 | 300 | 600 | 300 | 600 | MHz | 1, 7 |
| Memory bus clock frequency (DDR3L) | 500 | 800 | 500 | 800 | 500 | 800 | MHz | 1, 3, 4 |
| Memory bus clock frequency (DDR4) | 625 | 800 | 625 | 800 | 625 | 800 | MHz | 1, 3, 4 |
| IFC clock frequency | _ | 100 | - | 100 | - | 100 | MHz | 5 |
| FMAN | 300 | 500 | 300 | 600 | 300 | 600 | MHz | 6 |

 Table 4-1.
 Processor, platform, and memory clocking specifications

Notes: 1. **Caution:** The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies

2. The core cluster can run at cluster group PLL/1 and PLL/2. For the PLL/1 case, the minimum frequency is 800 MHz. With a minimum cluster group PLL frequency of 800 MHz, this results in a minimum allowable core cluster frequency of 400 MHz for PLL/2. Frequency provided to the e5500 cluster after any dividers must always be greater than or equal to the platform frequency. For the case of the minimum platform frequency = 400 MHz, the minimum core cluster frequency is 400 MHz.

- 3. The memory bus clock speed is half the DDR3L/DDR4 data rate.
- 4. The memory bus clock speed is dictated by its own PLL.
- 5. The integrated flash controller (IFC) clock speed on IFC_CLK[0:1] is determined by the IFC module input clock (platform clock / 2) divided by the IFC ratio programmed in CCR[CLKDIV].
- 6. See the chip reference manual for more information.

- 7. 1200MHz bin cannot support Gen2, x4 PCIe. The minimum platform frequency should meet the requirements in Minimum platform frequency requirements for high-speed interfaces.
- 8. "Single Oscillator Source" Reference clock mode supports differential reference clock pair frequency of 100MHz.

4.1.2.1 DDR clock ranges

The DDR memory controller can run only in asynchronous mode, where the memory bus is clocked with the clock provided on the DDRCLK input pin, which has its own dedicated PLL.

This table provides the clocking specifications for the memory bus.

Table 4-2.Memory bus clocking specifications

| Characteristic | | Min | Max | Unit | Notes |
|----------------------------|-------|-----|-----|------|------------|
| Memory bus clock frequency | DDR3L | 500 | 800 | MHz | 1, 2, 3, 4 |
| | DDR4 | 625 | 800 | | |

Notes: 1. **Caution:** The platform clock to SYSCLK ratio and core to SYSCLK clock ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform frequency do not exceed their respective maximum or minimum operating frequencies. See Platform to SYSCLK PLL ratio, and Core cluster to SYSCLK PLL ratio, and DDR controller PLL ratios, for ratio settings.

- 2. The memory bus clock refers to the chip's memory controllers' D1_MCK[0:1] and D1_MCK[0:1]_B output clocks, running at half of the DDR data rate.
- 3. The memory bus clock speed is dictated by its own PLL. See DDR controller PLL ratios.
- 4. Minimum Frequency supported by DDR4 is 1250MT/s

4.1.3 Platform to SYSCLK PLL ratio

This table lists the allowed platform clock to SYSCLK ratios.

Because the DDR operates asynchronously, the memory-bus clock-frequency is decoupled from the platform bus frequency.

For all valid platform frequencies supported on this chip, set the RCW Configuration field SYS_PLL_CFG = 0b00.

| Table 4-5. | PIGLIOTITI LU STSCLK PLL TALIOS | |
|------------|---------------------------------|-----------------------|
| | Binary Value of SYS_PLL_RAT | Platform:SYSCLK Ratio |
| | 0_0011 | 3:1 |
| | 0_0100 | 4:1 |
| | 0_0101 | 5:1 |
| | 0_0110 | 6:1 |
| | 0_0111 | 7:1 |
| | 0 1000 | 8:1 |

Table 4-3.Platform to SYSCLK PLL ratios

0 1001

All Others

9:1

Reserved

4.1.4 Core cluster to SYSCLK PLL ratio

The clock ratio between SYSCLK and each of the core cluster PLLs is determined by the binary value of the RCW Configuration field CGA_PLLn_RAT. This table describes the supported ratios. For all valid core cluster frequencies supported on this chip, set the RCW Configuration field CGA_PLLn_CFG = 0b00.

This table lists the supported asynchronous core cluster to SYSCLK ratios.

| Binary value of CGA_PLLn_RAT(n=1 or 2) | Core cluster:SYSCLK Ratio |
|--|---------------------------|
| 00_0110 | 6:1 |
| 00_0111 | 7:1 |
| 00_1000 | 8:1 |
| 00_1001 | 9:1 |
| 00_1010 | 10:1 |
| 00_1011 | 11:1 |
| 00_1100 | 12:1 |
| 00_1101 | 13:1 |
| 00_1110 | 14:1 |
| 00_1111 | 15:1 |
| 01_0000 | 16:1 |
| 01_0010 | 18:1 |
| 01_0100 | 20:1 |
| 01_0110 | 22:1 |
| 01_1001 | 25:1 |
| 01_1010 | 26:1 |
| 01_1011 | 27:1 |
| All others | Reserved |

 Table 4-4.
 Core cluster PLL to SYSCLK ratios

4.1.5 Core complex PLL select

The clock frequency of each core cluster is determined by the binary value of the RCW Configuration field Cn_PLL_SEL. These tables describe the selections available to each core cluster, where each individual core cluster can select a frequency from their respective tables.

NOTE

There is a restriction that requires that the frequency provided to the e5500 core cluster after any dividers must always be greater than half of the platform frequency. Special care must be used when selecting the /2 outputs of a cluster PLL in which this restriction is observed.

| Binary Value of Cn_PLL_SEL for n=1-4 | Core cluster ratio |
|--------------------------------------|--------------------|
| 0000 | CGA PLL1 /1 |
| 0001 | CGA PLL1 /2 |
| 0100 | CGA PLL2 /1 |
| 0101 | CGA PLL2 /2 |
| All Others | Reserved |

Table 4-5.Core cluster PLL select

4.1.6 DDR controller PLL ratios

The DDR memory controller operates asynchronous to the platform.

In asynchronous DDR mode, the DDR data rate to DDRCLK ratios supported are listed in the following table. This ratio is determined by the binary value of the RCW Configuration field MEM_PLL_RAT (bits 10-15).

The RCW Configuration field MEM_PLL_CFG (bits 8-9) must be set to MEM_PLL_CFG = 0b00 for all valid DDR PLL reference clock frequencies supported on this chip.

Table 4-6.DDR clock ratio

| Binary value of MEM_PLL_RAT | DDR data-rate:DDRCLK ratio | Maximum supported DDR data-rate (MT/s) |
|-----------------------------|----------------------------|--|
| 00_1000 | 8:1 | 1066 |
| 00_1010 | 10:1 | 1333 |
| 00_1011 | 11:1 | 1465 |
| 00_1100 | 12:1 | 1600 |
| 00_1101 | 13:1 | 1300 |
| 00_1110 | 14:1 | 1400 |
| 00_1111 | 15:1 | 1500 |
| 01_0000 | 16:1 | 1600 |
| 1_0100 | 20:1 | 1333 |
| 1_1000 | 24:1 | 1600 |
| All Others | Reserved | _ |

4.1.7 SerDes PLL ratio

The clock ratio between each of the two SerDes PLLs and their respective externally supplied SD1_REF_CLKn_P/SD1_REF_CLKn_N inputs is determined by a set of RCW Configuration fields-SRDS_PRTCL_S1, SRDS_PLL_REF_CLK_SEL_S1, and SRDS_DIV_*_S1 as shown in this table.

| Table 4-7 | Valid SerDes RCW | encodings and | reference clocks |
|-----------|------------------|---------------|------------------|
| | valid Serbes new | encoungs and | |

| SerDes protocol | Valid reference clock | Legal setting for | Legal setting for SRDS_PLL_RE | Legal setting for | Notes | | | |
|---|-----------------------|--|----------------------------------|-------------------|-------|--|--|--|
| (given lanc) | inequency | High-speed serial inte | erfaces | 5865_682_51 | Notes | | | |
| PCI Express 2.5 Gbps | PCI Express 2.5 Ghps | | | | | | | |
| (doesn't negotiate upwards) | 100 MHz | Any PCIe | 0b0: 100 MHz | 2b10: 2.5 G | 1 | | | |
| | 125 MHz | | 0b1: 125 MHz | | 1 | | | |
| PCI Express 5 Gbps (can negotiate up to 5 Gbps) | 100 MHz | Any PCIe | 0b0: 100 MHz | 2b01: 5.0 G | 1 | | | |
| | 125 MHz | | 0b1: 125 MHz | | 1 | | | |
| SATA (1.5 or 3 Gbps) | 100 MHz | Any SATA | 0b0: 100 MHz | Don't care | 2 | | | |
| | 125 MHz | | 0b1: 125 MHz | | | | | |
| Debug (2.5 Gbps) | 100 MHz | Aurora @ 2.5/5 Gbps | 0b0: 100 MHz | 0b1: 2.5 G | - | | | |
| | 125 MHz | | 0b1: 125 MHz | | _ | | | |
| Debug (5 Gbps) | 100 MHz | Aurora @ 2.5/5 Gbps | 0b0: 100 MHz | 0b0: 5.0 G | _ | | | |
| | 125 MHz | | 0b1: 125 MHz | | - | | | |
| | | Networking interfa | aces | | | | | |
| SGMII (1.25 Gbps) | 100 MHz | SGMII @ 1.25 Gbps 1000Base-KX @ 1.25 Gbps | 0b0: 100 MHz | Don't care | - | | | |
| | 125 MHz | | 0b1: 125 MHz | | - | | | |
| QSGMII (5.0 Gbps) | 100 MHz | Any QSGMII | 0b0: 100 MHz | 0b0: 5.0 G | - | | | |
| | 125 MHz | | 0b1: 125 MHz | | - | | | |

Notes: 1. A spread-spectrum reference clock is permitted for PCI Express. However, if any other high-speed interface such as SATA, SGMII, QSGMII, 1000Base-KX, is used concurrently on the same SerDes PLL, spread-spectrum clocking is not permitted.

2. SerDes lanes configured as SATA initially operate at 3.0 Gbps. 1.5 Gbps operation may later be enabled through the SATA IP itself. It is possible for software to set each SATA at different rate.

4.1.8 eSDHC SDR mode clock select

The eSDHC SDR mode is asynchronous to the platform.

This table describes the clocking options that may be applied to the eSDHC SDR mode. The clock selection is determined by the binary value of the RCW Clocking Configuration field HWA_CGA_M1_CLK_SEL.

| Table 4-8. | eSDHC SDR | mode | clock | select |
|------------|------------|------|-------|--------|
| | CJDIIC JDI | mouc | CIOCK | JUICUL |

| Binary value of HWA_CGA_M1_CLK_SEL | eSDHC SDR mode frequency ¹ |
|------------------------------------|---------------------------------------|
| 0b000 | Reserved |
| 0b001 | Cluster group A PLL 1/1 |
| 0b010 | Cluster group A PLL 1/2 |
| 0b011 | Cluster group A PLL 1/3 |
| 0b100 | Cluster group A PLL 1/4 |
| 0b101 | Reserved |
| 0b110 | Cluster group A PLL 2/2 |
| 0b111 | Cluster group A PLL 2/3 |
| | |

Notes: 1. For asynchronous mode, max frequency, see table "Processor clocking specifications" in the chip reference manual.

- 2. For SDR104 and HS200 modes, CGA1 PLL should be set to provide a minimum of 1200MHz.
- 3. For SDR50 mode, Cluster PLL should be set to provide a minimum of 600MHz

4.1.9 Frequency options

This section discusses interface frequency options.

4.1.9.1 SYSCLK and core cluster frequency options

This table shows the expected frequency options for SYSCLK and core cluster frequencies.

Table 4-9.SYSCLK and core cluster frequency options

| Core cluster: SYSCLK Ratio | SYSCLK (MHz) | | | | | |
|-------------------------------|--------------|--------|---------------------|--------|--------|--|
| | 64.00 | 66.67 | 100.00 | 125.00 | 133.33 | |
| | | Core o | cluster Frequency (| MHz)1 | | |
| 6:1 | | | | | 800 | |
| 7:1 | | | | 875 | 933 | |
| 8:1 | | | 800 | 1000 | 1067 | |
| 9:1 | | | 900 | 1125 | 1200 | |
| 10:1 | | | 1000 | 1250 | 1333 | |
| 11:1 | | | 1100 | 1375 | | |
| 12:1 | | 800 | 1200 | 1500 | | |
| 13:1 | 832 | 867 | 1300 | | | |

| 14:1 | 896 | 933 | 1400 | |
|------|------|------|------|--|
| 15:1 | 960 | 1000 | 1500 | |
| 16:1 | 1024 | 1067 | | |
| 18:1 | 1152 | 1200 | | |
| 20:1 | 1280 | 1333 | | |
| 21:1 | 1344 | 1400 | | |

 Table 4-9.
 SYSCLK and core cluster frequency options (Continued)

Notes: 1. Core cluster frequency values are shown rounded up to the nearest whole number (decimal place accuracy removed)

2. When using Single Source clocking only 100MHz input is available.

4.1.9.2 SYSCLK and platform frequency options

This table shows the expected frequency options for SYSCLK and platform frequencies.

| Platform: SYSCLK Ratio | | SYSCLK (MHz) | | | | | | |
|---------------------------|-------|---|-------------------|--------------------|--------|--|--|--|
| | 64.00 | 66.67 | 100.00 | 125.00 | 133.33 | | | |
| | | Platf | form Frequency (M | Hz) ⁽¹⁾ | | | | |
| 3:1 | | | 300 | 375 | 400 | | | |
| 4:1 | | | 400 | 500 | 533 | | | |
| 5:1 | 320 | 333 | 500 | | | | | |
| 6:1 | 384 | 400 | 600 | | | | | |
| 7:1 | 448 | 467 | | | | | | |
| 8:1 | 512 | 533 | | | | | | |
| | | Platform Frequency (MHz) ⁽¹⁾ | | | | | | |
| 9:1 | 576 | 600 | | | | | | |

 Table 4-10.
 SYSCLK and platform frequency options

Notes: 1. Platform frequency values are shown rounded down to the nearest whole number (decimal place accuracy removed)

2. When using Single source clocking, only 100MHz options are valid

4.1.9.3 DDRCLK and DDR data rate frequency options

This table shows the expected frequency options for DDRCLK and DDR data rate frequencies.

 Table 4-11.
 DDRCLK and DDR data rate frequency options

| DDR data rate: DDRCLK Ratio | DDRCLK (MHz) | | | | | | |
|--------------------------------|--------------|-------|----------------------|--------|--------|--|--|
| | 64.00 | 66.67 | 100.00 | 125.00 | 133.33 | | |
| | | | DDR Data Rate (MT/s) | 1 | | | |
| 8:1 | | | | 1000 | 1066 | | |
| 10:1 | | | 1000 | 1250 | 1333 | | |
| 11:1 | | | 1100 | 1375 | 1465 | | |
| 12:1 | | | 1200 | 1500 | 1600 | | |
| 13:1 | | | 1300 | | | | |
| 14:1 | | | 1400 | | | | |
| 15:1 | | 1000 | 1500 | | | | |
| 16:1 | 1024 | 1067 | 1600 | | | | |
| 20:1 | 1280 | 1333 | | | | | |
| 24:1 | 1536 | 1600 | | | | | |

Notes: 1. DDR data rate values are shown rounded up to the nearest whole number (decimal place accuracy removed)

2. When using Single Source clocking, only 100MHz options are available.

3. Minimum Frequency supported by DDR4 is 1250MT/s

4.1.9.4 SYSCLK and eSDHC High Speed modes frequency options

These table shows the expected frequency options for SYSCLK and eSDHC High Speed modes.

 Table 4-12.
 SYSCLK and eSDHC High Speed mode frequency options (clocked by CGA PLL1 /1)

| Core cluster: SYSCLK Ratio | | SYSCLK (MHz) | | | | | | | |
|-------------------------------|-------|--|--------|--------|--------|--|--|--|--|
| | 64.00 | 66.67 | 100.00 | 125.00 | 133.33 | | | | |
| | Resi | Resultant Frequency (MHz) ¹ | | | | | | | |
| 9:1 | | | | | 1200 | | | | |
| 12:1 | | | 1200 | | | | | | |
| 18:1 | 1152 | 1200 | | | | | | | |

Notes: 1. Resultant frequency values are shown rounded up to the nearest whole number (decimal place accuracy removed)

2. For Low speed operation, eSDHC is clocked from Platform PLL and does not use CGA PLL.

4.1.9.5 Minimum platform frequency requirements for high-speed interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below.

For proper PCI Express operation, the platform clock frequency must be greater than or equal to:

Figure 4-1. Gen 1 PEX minimum platform frequency

527 MHz x (PCI Express link width)

 Figure 4-2.
 Gen 2 PEX minimum platform frequency

 527 MHz x (PCI Express link width)

 4

See section "Link Width," in the chip reference manual for PCI Express interface width details. Note that "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection. It refers to the widest port in use, not the combined width of the number ports in use. For instance, if two x4 PCIe Gen2 ports are in use, 527MHz platform frequency is needed to support by using Gen 2 equation (527 × 4 / 4, not 527 × 4 × 2 / 4).

NOTES

- 1. Platform needs to run at a minimum frequency of 527MHz for PEX in Gen2 speed with x4 link width.
- 2. Platform needs to run at a minimum frequency of 400MHz for PEX in Gen2 speed.

4.2 Power supply design

4.2.1 Core and platform supply voltage filtering

The V_{DD} , V_{DDC} supply is normally derived from a high current capacity linear or switching power supply which can regulate its output voltage very accurately despite changes in current demand from the chip within the regulator's relatively low bandwidth. Several bulk decoupling capacitors must be distributed around the PCB to supply transient current demand above the bandwidth of the voltage regulator.

These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. However, customers should work directly with their power regulator vendor for best values and types of bulk capacitors.

As a guideline for customers and their power regulator vendors, Teledyne e2v recommends that these bulk capacitors be chosen to maintain the positive transient power surges to less than 1.0V+50 mV (negative transient undershoot should comply with specification of 1.0V-30mV) for current steps of up to 10A with a slew rate of 12 A/us.

These bulk decoupling capacitors will ideally supply a stable voltage for current transients into the megahertz range. Above that, see Decoupling recommendations for further decoupling recommendations.

4.2.2 PLL power supply filtering

Each of the PLLs described in System clocking is provided with power through independent power supply pins (AV_{DD} _PLAT, AV_{DD} _CGA1, AV_{DD} _CGA2, AV_{DD} _D1 and AV_{DD} _SD1_PLLn). AV_{DD} _PLAT, AV_{DD} _CGA1, AV_{DD} _CGA2 and AV_{DD} _D1 voltages must be derived directly from a 1.8V voltage source through a low frequency filter scheme. AV_{DD} _SD1_PLLn voltages must be derived directly from the X1V_{DD} source through a low frequency filter scheme. The recommended solution for PLL filtering is to provide independent filter circuits per PLL power supply, as illustrated in Figure 4-3, one for each of the AV_{DD} pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced. This circuit is intended to filter noise in the PLL's resonant frequency range from a 500 kHz to 10 MHz range.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of the footprint, without the inductance of vias.

This figure shows the PLL power supply filter circuit. Where:

- $R = 5\Omega \pm 5\%$
- + C1 = 10 μF ± 10%, 0603, X5R, with ESL $\leq\,$ 0.5 nH
- + C2 = 1.0 μF ± 10%, 0402, X5R, with ESL $\leq\,$ 0.5 nH

NOTE

A higher capacitance value for C2 may be used to improve the filter as long as the other C2 parameters do not change (0402 body, X5R, ESL \leq 0.5 nH).

NOTE

Voltage for AVDD is defined at the input of the PLL supply filter and not the pin of AVDD.

Figure 4-3. PLL power supply filter circuit



The AV_{DD}_SD1_PLLn signals provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following Figure 4-4. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV_{DD}_SD1_PLLn balls to ensure it filters out as much noise as possible. The ground connection should be near the AV_{DD}_SD1_PLLn balls. The 0.003- μ F capacitors closest to the balls, followed by a 4.7- μ F and 47- μ F capacitor, and finally the 0.33 Ω resistor to the board supply plane. The capacitors are connected from AV_{DD}_SD1_PLLn to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide, and direct.

Figure 4-4. SerDes PLL power supply filter circuit



Note the following:

- AV_{DD} _SD*n*_PLL*n* should be a filtered version of XnV_{DD} .
- Signals on the SerDes interface are fed from the X1V_{DD} power plane.
- Voltage for AV_{DD}_SD1_PLLn is defined at the PLL supply filter and not the pin of AV_{DD}_SD1_PLLn.
- A 47-μF 0805 XR5 or XR7, 4.7-μF 0603, and 0.003-μF 0402 capacitor are recommended. The size and material type are important. A 0.33-Ω ± 1% resistor is recommended.
- There needs to be dedicated analog ground, AGND_SD1_PLL*n* for each AV_{DD}_SD1_PLL*n* pin up to the physical local of the filters themselves.

4.2.3 S1V_{DD} power supply filtering

 $S1V_{DD}$ should be supplied by a linear regulator.

An example solution for $S1V_{DD}$ filtering, is illustrated in Figure 4-5. The component values in this example filter are system dependent and are still under characterization, component values may need adjustment based on the system or environment noise.

Where:

- \bullet C1 = 0.003 μ F \pm 10%, X5R, with ESL $\leq~.0.5$ nH
- \bullet C2 and C3 = 2.2 μF \pm 10%, X5R, with ESL $\,\leq\,$.0.5 nH
- F1 and F2 = 120Ω at 100 MHz 2A 25% 0603 Ferrite (for example, Murata BLM18PG121SH1)
- Bulk and decoupling capacitors are added, as needed, per power supply design.

Figure 4-5. SV_{DD} power supply filter circuit



Note the following:

- Refer to Power-on ramp rate, for maximum S1V_{DD} power-up ramp rate.
- There needs to be enough output capacitance or a soft start feature to assure ramp rate requirement is met.
- The ferrite beads should be placed in parallel to reduce voltage droop.
- Besides a linear regulator, a low noise dedicated switching regulator can also be used. 10 mVp-p, 50kHz 500MHz is the noise goal.

4.2.4 X1V_{DD} power supply filtering

 $X1V_{DD}$ may be supplied by a linear regulator or sourced by a filtered $G1V_{DD}$. Systems may design in both options to allow flexibility to address system noise dependencies. However, for initial system bring-up, the linear regulator option is highly recommended.

An example solution for $X1V_{DD}$ filtering, where $X1V_{DD}$ is sourced from a linear regulator, is illustrated in Figure 4-6. The component values in this example filter are system dependent and are still under characterization, component values may need adjustment based on the system or environment noise.

Where:

- C1 = 0.003 μF ± 10%, X5R, with ESL $\leq~.0.5$ nH
- \bullet C2 and C3 = 2.2 μF \pm 10%, X5R, with ESL $\,\leq\,$.0.5 nH
- F1 and F2 = 120Ω at 100 MHz 2A 25% 0603 Ferrite (for example, Murata BLM18PG121SH1)
- Bulk and decoupling capacitors are added, as needed, per power supply design.

Note the following:

Figure 4-6. X1V_{DD} power supply filter circuit



- See Power-on ramp rate for maximum X1V_{DD} power-up ramp rate.
- There needs to be enough output capacitance or a soft-start feature to assure ramp rate requirement is met.
- The ferrite beads should be placed in parallel to reduce voltage droop.
- Besides a linear regulator, a low-noise, dedicated switching regulator can be used. 10 mVp-p, 50 kHz –500 MHz is the noise goal.

4.2.5 USB_HVDD and USB_OVDD power supply filtering

USB_HV_{DD} and USB_OV_{DD} must be sourced by a filtered 3.3V and 1.8V voltage source using a star connection. An example solution for USB_HV_{DD} and USB_OV_{DD} filtering, where USB_HV_{DD} and USB_OV_{DD} are sourced from a 3.3V and 1.8V voltage source, is illustrated in the following figure. The component values in this example filter is system dependent and are still under characterization, component values may need adjustment based on the system or environment noise.

Where:

- C1 = 0.003 μF ± 10%, X5R, with ESL $\leq\,$ 0.5 nH
- \bullet C2 and C3 = 2.2 μ F \pm 10%, X5R, with ESL $\,\leq\,$ 0.5 nH
- F1 = 120Ω at 100 MHz 2A 25% 0603 Ferrite (for example, Murata BLM18PG121SH1)
- Bulk and decoupling capacitors are added, as needed, per power supply design.





4.2.6 USB_SV_{DD} power supply filtering

USB_SV_{DD} must be sourced by a filtered V_{DD} or V_{DDC}using a star connection. An example solution for USB_SV_{DD} filtering, where USB_SV_{DD} is sourced from V_{DD}, is illustrated in the following figure. The component values in this example filter is system dependent and are still under characterization, component values may need adjustment based on the system or environment noise.

Where:

- C1 = 2.2 μ F ± 20%, X5R, with Low ESL (for example, Panasonic ECJ0EB0J225M)
- F1 = 120Ω at 100-MHz 2A 25% Ferrite (for example, Murata BLM18PG121SH1)

• Bulk and decoupling capacitors are added, as needed, per power supply design.

Figure 4-8. USB_SV_{DD} power supply filter circuit



4.3 Decoupling recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the chip system, and the chip itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , V_{DDC} , CV_{DD} , ONV_{DD} , DV_{DD} , EV_{DD} , GNV_{DD} , and LnV_{DD} pin of the device. These decoupling capacitors should receive their power from separate V_{DD} , CV_{DD} , OnV_{DD} , DV_{DD} , EV_{DD} , GnV_{DD} , LnV_{DD} , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.1μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0201 sizes.

As presented in Core and platform supply voltage filtering, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , V_{DDC} and other planes (for example, CV_{DD} , OnV_{DD} , DV_{DD} , EV_{DD} , GnV_{DD} , and LnV_{DD}), to enable quick recharging of the smaller chip capacitors.

4.4 SerDes block power supply decoupling recommendations

The SerDes block requires a clean, tightly regulated source of power $(S1V_{DD} \text{ and } X1V_{DD})$ to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

NOTE

Only SMT capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- The board should have at least 1 × 0.1-µF SMT ceramic chip capacitor placed as close as possible to each supply ball of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the device as close to the supply and ground connections as possible.
- 2. Between the device and any SerDes voltage regulator there should be a lower bulk capacitor for example a $10-\mu$ F, low ESR SMT tantalum or ceramic and a higher bulk capacitor for example a 100μ F $300-\mu$ F low ESR SMT tantalum or ceramic capacitor.

4.5 Connection recommendations

The following is a list of connection recommendations:

- To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unless otherwise noted in this document, all unused active low inputs should be tied to V_{DD}, ONV_{DD}, DV_{DD}, GNV_{DD}, EV_{DD}, CV_{DD} and LnV_{DD} as required. All unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected. Power and ground connections must be made to all external V_{DD}, ONV_{DD}, DV_{DD}, GnV_{DD}, EV_{DD}, CV_{DD} and GND pins of the device.
- The TEST_SEL_B pin must be pulled to $O1V_{DD}$ through a 100- Ω to 1k- Ω resistor for T1040 and tied to ground for 2 core T1020.
- The chip has temperature diodes on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461A[™]). If a temperature diode monitoring device is not connected, these pins may be connected to test points or grounded.

4.5.1 Legacy JTAG configuration signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 4-10. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The TRST_B signal is optional in the IEEE Std 1149.1 specification, but it is provided on all processors built on Power Architecture technology. The device requires TRST_B to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert TRST_B during the power-on reset flow. Simply tying TRST_B to PORESET_B is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert PORESET_B or TRST_B in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 4-10 allows the COP port to independently assert PORESET_B or TRST_B, while ensuring that the target can drive PORESET_B as well.

The COP interface has a standard header, shown in Figure 4-9, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 4-9 is common to all known emulators.

4.5.1.1 Termination of unused signals

If the JTAG interface and COP header will not be used, Teledyne e2v recommends the following connections:

- TRST_B should be tied to PORESET_B through a 0 kΩ isolation resistor so that it is asserted when the system reset signal (PORESET_B) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Teledyne e2v recommends that the COP header be designed into the system as shown in Figure 4-10. If this is not possible, the isolation resistor will allow future access to TRST_B in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS or TDO.



Figure 4-9. Legacy COP Connector Physical Pinout



Figure 4-10. Legacy JTAG Interface Connection

- Notes: 1. The COP port and target board should be able to independently assert PORESET_B and TRST_B to the processor in order to fully control the processor as shown here.
 - 2. Populate this with a 10Ω resistor for short-circuit/current-limiting protection.
 - 3. The KEY location (pin 14) is not physically present on the COP header.
 - 4. Although pin 12 is defined as a no-connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
 - 5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST_B line. If BSDL testing is not being performed, this switch should be closed to position B.

- 6. Asserting HRESET_B causes a hard reset on the device
- 7. This is an open-drain output gate.

4.5.2 Aurora configuration signals

Correct operation of the Aurora interface requires configuration of a group of system control pins as demonstrated in the figures below. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

Teledyne e2v recommends that the Aurora 34 pin duplex connector be designed into the system as shown in Figure 4-11 or the 70 pin duplex connector be designed into the system as shown in Figure 4-12.

If the Aurora interface will not be used, Teledyne e2v recommends the legacy COP header be designed into the system as described in.



Figure 4-11. Aurora 34 pin connector duplex pinout

| tor auplex piriout | | | | | | | | | |
|--------------------|----|----|--------------|--|--|--|--|--|--|
| TX0_P | 1 | 2 | VIO (VSense) | | | | | | |
| TX0_N | 3 | 4 | тск | | | | | | |
| GND | 5 | 6 | тмѕ | | | | | | |
| TX1_P | 7 | 8 | ты | | | | | | |
| TX1_N | 9 | 10 | TDO | | | | | | |
| GND | 11 | 12 | TRST | | | | | | |
| RX0_P | 13 | 14 | Vendor I/O 0 | | | | | | |
| RX0_N | 15 | 16 | Vendor I/O 1 | | | | | | |
| GND | 17 | 18 | Vendor I/O 2 | | | | | | |
| RX1_P | 19 | 20 | Vendor I/O 3 | | | | | | |
| RX1_N | 21 | 22 | RESET | | | | | | |
| GND | 23 | 24 | GND | | | | | | |
| TX2_P | 25 | 26 | CLK_P | | | | | | |
| TX2_N | 27 | 28 | CLK_N | | | | | | |
| GND | 29 | 30 | GND | | | | | | |
| TX3_P | 31 | 32 | Vendor I/O 4 | | | | | | |
| TX3_N | 33 | 34 | Vendor I/O 5 | | | | | | |
| GND | 35 | 36 | GND | | | | | | |
| RX2_P | 37 | 38 | N/C | | | | | | |
| RX2_N | 39 | 40 | N/C | | | | | | |
| GND | 41 | 42 | GND | | | | | | |
| RX3_P | 43 | 44 | N/C | | | | | | |
| RX3_N | 45 | 46 | N/C | | | | | | |
| GND | 47 | 48 | GND | | | | | | |
| TX4_P | 49 | 50 | N/C | | | | | | |
| TX4_N | 51 | 52 | N/C | | | | | | |
| GND | 53 | 54 | GND | | | | | | |
| TX5_P | 55 | 56 | N/C | | | | | | |
| TX5_N | 57 | 58 | N/C | | | | | | |
| GND | 59 | 60 | GND | | | | | | |
| TX6_P | 61 | 62 | N/C | | | | | | |
| TX6_N | 63 | 64 | N/C | | | | | | |
| GND | 65 | 66 | GND | | | | | | |
| TX7_P | 67 | 68 | N/C | | | | | | |
| TX7_N | 69 | 70 | N/C | | | | | | |

| Figure 4-12. | Aurora 70 pin connector | duplex pinout |
|--------------|-------------------------|---------------|
| | | |





- Notes: 1. The Aurora port and target board should be able to independently assert PORESET_B and TRST_B to the processor in order to fully control the processor as shown here.
 - 2. Populate this with a 1 $k\Omega$ resistor for short-circuit/current-limiting protection.
 - 3. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST_B line. If BSDL testing is not being performed, this switch should be closed to position B.
 - 4. Asserting HRESET_B causes a hard reset on the device.

- 5. This is an open-drain output gate.
- 6. REF_CLK_P/REF_CLK_N and REF_CLK1_P/REFCLK1_N are buffered clocks from the same common source.
- 7. RX1_P/RX1_N and TX1_P/TX1_N can be left floating at Aurora Header





- Notes: 1. The Aurora port and target board should be able to independently assert PORESET_B and TRST_B to the processor in order to fully control the processor as shown here.
 - 2. Populate this with a 1 $k\Omega$ resistor for short-circuit/current-limiting protection.

- 3. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST_B line. If BSDL testing is not being performed, this switch should be closed to position B.
- 4. Asserting HRESET_B causes a hard reset on the device
- 5. This is an open-drain output gate.
- 6. REF_CLK_P/REF_CLK_N and REF_CLK1_P/REFCLK1_N are buffered clocks from the same common source.
- 7. RX1_P/RX1_N and TX1_P/TX1_N can be left floating at Aurora Header

4.5.3 Guidelines for high-speed interface termination

4.5.3.1 SerDes interface entirely unused

If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section.

Note that $S1V_{DD}$, $X1V_{DD}$ and $AVDD_SD1_PLL1$ must remain powered.

For AVDD_SD1_PLL1, it must be connected to $X1V_{DD}$ through a zero ohm resistor (instead of filter circuit shown in Figure 4-4).

The following pins must be left unconnected:

- SD1_TX[7:0]_P
- SD1_TX[7:0]_N
- SD1_IMP_CAL_RX
- SD1_IMP_CAL_TX

The following pins must be connected to S1GND:

- SD1_REF_CLK1_P, SD1_REF_CLK2_P
- SD1_REF_CLK1_N, SD1_REF_CLK2_N

It is recommended for the following pins to be connected to S1GND:

- SD1_RX[7:0]_P
- SD1_RX[7:0]_N

It is possible to disable SerDes module by disabling all PLLs associated with it. SerDes is disabled as follows:

- SRDS_PLL_PD_S1 = 2'b11 (both PLLs configured as powered down, all data lanes selected by the protocols defined in SRDS_PRTCL_S1 associated to the PLLs are powered down as well)
- SRDS_PLL_REF_CLK_SEL_S1 = 2'b00
- SRDS_PRTCL_S1 = 2 (no other values permitted when both PLLs are powered down

4.5.3.2 SerDes interface partly unused

If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins should be terminated as described in this section.

Note that both $S1V_{DD}$ and $X1V_{DD}$ must remain powered.

If any of the PLLs are un-used, the corresponding AVDD_SD1_PLL1 must be connected to $X1V_{DD}$ through a zero ohm resistor (instead of filter circuit shown in Figure 4-4).

The following unused pins must be left unconnected:

- SD1_TX[7:0]_P
- SD1_TX[7:0]_N

The following unused pins must be connected to S1GND:

- SD1_REF_CLK[1:2]_P, SD1_REF_CLK[1:2]_N (If entire SerDes unused) It is recommended for the following unused pins to be connected to S1GND:
- SD1_RX[7:0]_P
- SD1_RX[7:0]_N

In the RCW configuration field SRDS_PLL_PD_S1, the respective bits for each unused PLL must be set to power it down. A module is disabled when both its PLLs are turned off.

Unused lanes must be powered down through the SRDSx Lane m General Control Register 0 (SRDSxLNmGCR0) as follows:

- SRDSxLNmGCR0[RRST] = 0
- SRDSxLNmGCR0[TRST] = 0
- SRDSxLNmGCR0[RX_PD] = 1
- SRDSxLNmGCR0[TX_PD] = 1

Note that in the case where the SerDes pins are connected to slots, it is acceptable to have these pins unterminated when unused.

4.5.4 USB controller connections

This section details the hardware connections required for the USB controllers.

4.5.4.1 USB divider network

This figure shows the required divider network for the VBUS interface for the chip. Additional requirements for the external components are:

- Both resistors require 1% accuracy and a current capability of up to 1 mA. They must both have the same temperature coefficient and accuracy.
- The zener diode must have a value of 5V-5.25V.
- The 0.6V diode requires an $I_F = 10 \text{ mA}$, $I_R < 500 \text{ nA}$ and $V_{F(Max)} = 0.8V$. If the USB PHY does not support OTG mode, this diode can be removed from the schematic or made a DNP component.

Figure 4-15. Divider network at VBUS



4.6 Thermal

This table shows the thermal characteristics for the chip. Note that these numbers are based on design estimates and are preliminary.

| Table 4-13. | Package thermal | characteristics ⁽⁵⁾ |
|-------------|-----------------|--------------------------------|
| Table 4-13. | Package thermal | characteristics |

| Rating | Board | Symbol | Value | Unit | Notes |
|---|----------------------------|--------------------|-------|------|--------|
| Junction to ambient, natural convection | Single-layer board (1s) | R_{\ThetaJA} | 28 | °C/W | (1)(2) |
| Junction to ambient, natural convection | Four-layer board (2s2p) | R _{ØJA} | 19 | °C/W | (1)(3) |
| Junction to ambient (at 200 ft./min.) | Single-layer board (1s) | $R_{\Theta JMA}$ | 22 | °C/W | (1)(2) |
| Junction to ambient (at 200 ft./min.) | Four-layer board (2s2p) | R _{ojma} | 15 | °C/W | (1)(2) |
| Junction to board | - | $R_{\Theta JB}$ | 9 | °C/W | (3) |
| Junction to case top | - | $R_{\Theta JCtop}$ | <0.1 | °C/W | (4) |

Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-3 and JESD51-6 with the board (JESD51-9) horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Junction-to-case-top at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- 5. See Thermal management information, for additional details.

This table provides the thermal resistance with heat sink in open flow

| Table 4-14. Thermal Resistance with Heat Sink in Open Flore |
|---|
|---|

| Heat Sink with Thermal Grease | Air Flow | Thermal Resistance (°C/W) |
|-------------------------------|--------------------|---------------------------|
| 53 × 53 × 25 mm Pin Fin | Natural Convection | 6.6 |
| | 0.5 m/s | 3.9 |
| | 1 m/s | 2.9 |
| | 2 m/s | 2.5 |
| | 4 m/s | 2.2 |
| 35x31x23 mm Pin Fin | Natural Convection | 8.7 |
| | 0.5 m/s | 5.0 |
| | 1 m/s | 4.2 |
| | 2 m/s | 3.6 |
| | 4 m/s | 3.1 |
| 30x30x9.4 mm Pin Fin | Natural Convection | 12.1 |
| | 0.5 m/s | 8.2 |
| | 1 m/s | 6.4 |
| | 2 m/s | 5.0 |
| | 4 m/s | 4.1 |
| 43x41x16.5 mm Pin Fin | Natural Convection | 8.9 |
| | 0.5 m/s | 5.4 |
| | 1 m/s | 4.2 |
| | 2 m/s | 3.3 |
| | 4 m/s | 2.7 |

Notes: 1. Simulations with heat sinks were done with the package mounted on the 2s2p thermal test board. The thermal interface material was a typical thermal grease such as Dow Corning 340 or Wakefield 120 grease.

 Simulation details: Substrate metal thicknesses: 0.015, 0.025 mm Substrate core thickness: 0.4 mm

4.7 Recommended thermal model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Teledyne e2v sales office.

4.8 Temperature diode

The chip has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461A). These devices feature series resistance cancellation using 3 current measurements, where up to $1.5k\Omega$ of resistance can be automatically cancelled from the temperature result, allowing noise filtering and a more accurate reading.

The following are the specifications of the chip's on-board temperature diode:

Operating range: 10 – 230 µA

Ideality factor over $13.5 - 220 \ \mu$ A; Temperature range 80° C - 105° C: n = 1.004 ± 0.008

4.9 Thermal management information

This section provides thermal management information for the flip-chip, plastic-ball, grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design-the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in Figure 4-16. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 15 pounds force (65 Newton).



Figure 4-16. Package exploded, cross-sectional view-FC-PBGA (no lid)

The system board designer can choose between several types of heat sinks to place on the device. There are several commercially-available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

170

For additional information regarding thermal management of lid-less flip-chip packages, refer to application note AN4871, "Assembly Handling and Thermal Solutions for Lidless Flip Chip Ball Grid Array Packages"

4.9.1 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

This figure depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.





(Note the internal versus external package resistance)

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

171

4.9.2 Thermal interface materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increasing contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 4-16).

The system board designer can choose among several types of commercially-available thermal interface materials.

5. PACKAGE INFORMATION

5.1 Package parameters for the FC-PBGA

The package parameters are as provided in the following list. The package type is 23 mm x 23 mm, 780 flip-chip, plastic-ball, grid array (FC-PBGA).

- Package outline 23 mm x 23 mm
- Interconnects 780
- Ball Pitch 0.8 mm
- Ball Diameter (typical) 0.45 mm
- Solder Balls 96.5% Sn, 3% Ag, 0.5% Cu
- Solder Balls 63% Sn, 37% Pb
- Module height 1.77 mm (minimum), 1.92 mm (typical), 2.07 mm (maximum)

5.2 Mechanical dimensions of the FC-PBGA

This figure shows the mechanical dimensions and bottom surface nomenclature of the chip.

172







Figure 5-2. Mechanical dimensions of the FC-PBGA - C5 leaded

6. SECURITY FUSE PROCESSOR

This chip implements the QorIQ platform's Trust Architecture, supporting capabilities such as secure boot. Use of the Trust Architecture features is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the Trust Architecture and SFP can be found in the chip reference manual.

To program SFP fuses, the user is required to supply 1.8V to the PROG_SFP pin per Power sequencing. PROG_SFP should only be powered for the duration of the fuse programming cycle, with a per device limit of two fuse programming cycles. All other times PROG_SFP should be connected to GND. The sequencing requirements for raising and lowering PROG_SFP are shown in Figure 3-3. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3-2.

NOTE: Users not implementing the QorIQ platform's Trust Architecture features should connect PROG_SFP to GND.

7. ORDERING INFORMATION

Contact your local Teledyne e2v sales office or regional marketing team for order information.

| t | n | nn | n | x | е | x | ххх | Q | хх |
|--------------|----------|------------------------------|----------------------|---|---|--|---|---------------|----------------------------|
| Generation | Platform | Number of virtual cores | Derivatives | Temperature range | Encryption | Package Type | CPU Speed | DDR Data Rate | Die Revision |
| T(X) = 28 nm | 1 | 04 = 4 cores 02 = 2 cores | 0 = First product | A = -40/105 F = -40/125 M = -55/125 | E = SEC present N = SEC not present | 3 = FCPBGA C4 Pb-free /C5 Leaded 7 = FCPBGA C4/C5 Pbfree | M = 1200 MHz P= 1400 MHz W = 1500 MHz | Q = 1600 MT/s | A = Rev 1.0 B = Rev 1.1 |

Table 7-1.Ordering Information

Notes: 1. For availability of the different versions, contact your local Teledyne e2v sales office.

2. The letter × in the part number designates a "Prototype" product that has not been qualified by Teledyne e2v. Reliability of a PCX part-number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

8. **REVISION HISTORY**

This table provides revision history for this document.

| Table 6-1. Rev | rision history | |
|----------------|----------------|--|
| Rev. No | Date | Substantive Change(s) |
| 1147D | 05/2020 | Removed "Preliminary" in the datasheet |
| 1147C | 10/2018 | Table 3-2, "Recommended operating conditions," on page 44 - Updated temperature range name |
| 1147B | 03/2018 | Table 3-7, "T1040 core power dissipation," on page 52:replaced 5.44 by 5.74 and 6.47 by 6.78.e2v changed to Teledyne e2v |
| 1147A | 03/2016 | Initial revision |

Table 8-1. Revision History

Table of Contents

| | FEATURES | 1 |
|---|---|-----|
| | OVERVIEW | 1 |
| 1 | BLOCK DIAGRAM | 2 |
| 2 | Pin assignments | 3 |
| | 2.1780 ball layout diagrams | 3 |
| | 2.2Pinout list | 8 |
| 3 | Electrical characteristics | 41 |
| | 3.1Overall DC electrical characteristics | 41 |
| | 3.2Power sequencing | 48 |
| | 3.3Power-down requirements | 50 |
| | 3.4Power-on ramp rate | 51 |
| | 3.5Power characteristics | 51 |
| | 3.6Input clocks | 56 |
| | 3.7RESET initialization | 61 |
| | 3.8DDR4 and DDR3L SDRAM controller | 61 |
| | 3.9eSPI interface | 67 |
| | 3.10DUART interface | 69 |
| | 3.11Ethernet interface, Ethernet management interface, IEEE Std 1588™ | 71 |
| | 3.12QUICC Engine Specifications | 89 |
| | 3.13USB interface | 94 |
| | 3.14Integrated flash controller | 96 |
| | 3.15Enhanced secure digital host controller (eSDHC) | 103 |
| | 3.16Multicore programmable interrupt controller (MPIC) | 111 |
| | 3.17JTAG controller | 113 |
| | 3.18I2C interface | 115 |
| | 3.19GPIO interface | 119 |
| | 3.20Display interface unit | 121 |
| | 3.21TDM interface | 123 |
| | 3.22High–speed serial interfaces (HSSI) | 124 |
| 4 | Hardware design considerations | 145 |
| | 4.1System clocking | 145 |
| | 4.2Power supply design | 154 |

i

| | 4.3Decoupling recommendations | 158 |
|-------------|--|-------------------|
| | 4.4SerDes block power supply decoupling recommendations | |
| | 4.5Connection recommendations | |
| | 4.6Thermal | |
| | 4.7Recommended thermal model | |
| | 4.8Temperature diode | 171 |
| | 4.9Thermal management information | 171 |
| | | |
| 5 | Package information | 173 |
| 5 | Package information 5.1Package parameters for the FC-PBGA | 173 173 |
| 5 | Package information | |
| 5 6 | Package information 5.1Package parameters for the FC-PBGA 5.2Mechanical dimensions of the FC-PBGA Security fuse processor | |
| 5 6 7 | Package information 5.1Package parameters for the FC-PBGA 5.2Mechanical dimensions of the FC-PBGA Security fuse processor Ordering information | |

IMPORTANT NOTICE

Teledyne e2v provides technical and reliability data, including datasheets, design resources, application and other recommendations ("Resources") "as is" at the date of its disclosure. All Teledyne e2v Resources are subject to change without notice to improve reliability, function or design, or otherwise.

These Resources are intended for skilled developers designing with Teledyne e2v products. You are solely responsible for a. selecting the appropriate Teledyne e2v products for your application, b. designing, validating and testing your application, and c. ensuring your application meets applicable standards, and any other safety, security, or other requirements.

Teledyne e2v makes no warranty, representation or guarantee regarding the suitability of these Resources for any particular purpose, or the continuing production of any of its products. Teledyne e2v grants you permission to use these Resources only for the development of an application that uses the Teledyne e2v products described in the Resource. Other reproduction and display of these Resources are not permitted. No license, express or implied, to Teledyne e2vintellectual property right or to any third party intellectual property right is granted by this document or by the conduct of Teledyne e2v.

To the maximum extent permitted by law, Teledyne e2v disclaims (i) any and all liability for any errors, inaccuracies or incompleteness contained in these Resources, or arising out of the application of or use of these Resources, and (ii) any and all express or implied warranties, including those of merchantability, fitness for a particular purpose or non-infringement of intellectual property rights. You shall fully indemnify Teledyne e2v against, any claims, damages, costs, losses, and liabilities arising out of your application of or use of these Resources.

Teledyne e2v's acceptance of any products purchase orders is expressly conditioned upon your assent to Teledyne e2v's General Terms and Conditions of Sale which are stated in any Teledyne e2v's offer and can be found at www.teledyne-e2v.com/about-us/terms-and-conditions/.

The provision of these Resources by Teledyne e2v does not expand or otherwise alter Teledyne e2v's applicable warranties or warranty disclaimers for Teledyne e2v products.

Mailing Address: Teledyne e2v Semiconductors SAS, Avenue de Rochepleine, 38120 Saint Egrève, France.

Telephone: +33 4 76 58 30 00

e-mail: hotline-std@teledyne.com

Copyright © 2020, Teledyne e2v Semiconductors SAS