# Datasheet - Preliminary Specification

### **Features**


- e600 Power Architecture<sup>™</sup> Processor Core
- PD Maximum 16W at 1.33 GHz (V<sub>DD</sub> = 1.025V); 13W at 1.066 GHz (V<sub>DD</sub> = 1.00V)
- Selectable MPX Bus up to 533 MHz
- Integrated L1: 32 KB Instruction and 32 KB Data Cache (with Parity Protection)
- Integrated L2: 256 KB Backside Cache with Optional ECC
- LCD Controller: Maximum Display Resolution SXGA 1280 x 1024 with 60 Hz Refresh
- PCI Express Interface: One 1x, 2x, 4x or 8x and One 1x, 2x or 4x Serial (2.5 Gbaud/lane)
- Audio Interface: Two Synchronous Serial Interface (SSI) Controllers for I2S or AC97 Audio Inputs/Outputs
- Memory Controller: DDR/DDR2 SDRAM with ECC (333, 400 and 533 MHz Data Rates)
- DMA Controller: Two Four-channel Controllers
- Other Interfaces: Two Fast Infra-Red Interfaces (FIRI)
- f<sub>INT</sub> Max = 1333 MHz
- f<sub>BUS</sub> Max = 533 MHz

### **Overview**

The PC8610 features a high-performance, superscalar e600 core operating between 667 MHz and 1333 MHz. Its smaller 256 KB backside L2 cache saves power and cost for target applications that typically don't need the full 1 MB cache available in other e600-based devices. The core also includes the AltiVec<sup>®</sup> 128-bit vector processing engine which EEMBC benchmarks show to give a 3 to 10 times performance increase.

### **Screening**


- Full Military Temperature Range (T<sub>C</sub> = -55° C, T<sub>J</sub> = +125° C)
- Industrial Temperature Range (T<sub>C</sub> = -40° C, T<sub>J</sub> = +110° C)



### 1. Block Diagram

Figure 1-1 shows the major functional units within the PC8610.

Figure 1-1. PC8610 Block Diagram



### 1.1 **Key** Features

- High-performance, 32-bit Power Architecture e600 core
  - Eleven execution units and three register files
  - Two separate 32-Kbyte instruction and data level 1 (L1) caches
  - Integrated 256-kbyte, eight-way set-associative unified instruction and data level 2 (L2)
     cache with ECC
  - 36-bit real addressing
  - Multiprocessing support features
  - Power and thermal management
- MPX coherency module (MCM)
- Address translation and mapping units (ATMUs)
- DDR/DDR2 memory controller
  - 64- or 32-bit data path (72-bit with ECC)
  - Up to 533-MHz DDR2 data rate and up to 400 MHz DDR data rate
  - Up to 16 Gbytes memory
- Enhanced Local bus controller (eLBC)
  - Operating at up to 133 MHz
  - Eight chip selects
- Display Interface Unit
  - Maximum display resolution: 1280 x 1024
  - Maximum display refresh rate: 60 Hz
  - Display color depth: up to 24 bpp
  - Display Interface: Parallel TTL
- OpenPIC-compliant programmable interrupt controller (PIC)
  - Supports 16 programmable interrupt and processor task priority levels
  - Supports 12 discrete external interrupts and 48 internal interrupts
  - Eight global high resolution timers/counters that can generate interrupts
  - Support for PCI Express message-shared interrupts (MSIs)
- Dual I<sup>2</sup>C controllers
  - Master or slave I<sup>2</sup>C mode support
  - Boot sequencer
  - Optionally loads configuration data from serial ROM at reset via I<sup>2</sup>C interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
- DUART
- Fast InfraRed Interface
- Serial Peripheral Interface
  - Master or slave support
- Dual integrated four-channel DMA controllers
  - All channels accessible by both local and remote masters

- Supports transfers to or from any local memory or I/O port
- Ability to start and flow control each DMA channel from external 3-pin interface
- Watchdog Timer
- Dual Global Timer Modules
- 32-bit PCI Interface, 33 or 66 MHz bus frequency
- Dual PCI Express controllers
  - PCI Express 1.0a compatible
  - PCI Express controller 1 supports x1, x2, and x4 link widths; PCI Express controller 2 supports x1, x2, x4, and x8 link widths
  - 2.5 Gbaud, 2.0 Gbps lane
- Device performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter-specific events
  - Supports 64 reference events that can be counted on any of the 8 counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- IEEE 1149.1-compliant, JTAG boundary scan
- Available as 783-pin, flip-chip, plastic ball grid array (FC-PBGA)

### 2. Pin Assignments and Reset States

### 2.1 Pin Assignments

Table 2-1 provides the pin assignments for the signals.

**Table 2-1.** Signal Reference by Functional Block

			Power			
Name <sup>(1)</sup>	Package Pin Number	Pin Type	Supply	Notes		
Clocking Signals <sup>(4)</sup>						
SYSCLK	D28	I	$OV_DD$			
RTC	A25	I	$OV_{DD}$			
	DDR Memory Interface Signals <sup>(2)</sup>					
MA[15:0]	AH28, AH25, AH6, AH24, AH22, AG13, AG22, AG19, AH21, AH19, AH18, AG16, AH16, AG15, AH15, AH14	0	$GV_{DD}$			
MBA[2:0]	AG25, AH13, AH12	0	GV <sub>DD</sub>			
MCS[0:3]	AH10, AG7, AH9, AG4	0	GV <sub>DD</sub>			

 Table 2-1.
 Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Package Pin Number	Pin Type	Power	Notes
MDQ[0:63]	W26, Y26, AB24, AC28, W27, Y28, AB27, AB26 AD27, AE27, AD25, AF25, AC26, AD28, AC25, AD24, AG24, AF23, AE21, AG21, AE24, AE23, AF22, AD21, AH20, AC19, AG18, AF17, AE20, AF20, AE18, AC17, AC13,	I/O	Supply  GV <sub>DD</sub>	NOTES
2 4[4/404]	AD12, AG9, AE9, AD13, AE12, AD10, AC10, AF8, AE8, AD6, AH5, AD9, AH8, AG6, AE6, AF4, AD4, AC3, AC1, AF5, AE5, AD2, AC4, AB1, AB2, Y1, Y6, AB6, AA6, Y3, Y4	,, C	3.100	
MECC[0:7]	AD16, AF16, AC15, AF15, AH17, AE17, AA15, AB15	I/O	GV <sub>DD</sub>	
MDM[0:8]	Y25, AE26, AH23, AD19, AF11, AF7, AE3, AB4, AC16	0	GV <sub>DD</sub>	
MDQS[0:8]	AA25, AF26, AD22, AD18, AF10, AC7, AD3, AA5, Y15	I/O	GV <sub>DD</sub>	
MDQS[0:8]	AA27, AF28, AC22, AF19, AE11, AD7, AE2, AB5, AB16	I/O	GV <sub>DD</sub>	
MCAS	AG10	0	GV <sub>DD</sub>	
MWE	AH11	0	GV <sub>DD</sub>	
MRAS	AG12	0	GV <sub>DD</sub>	
MCK[0:5]	AF14, AG28, AH3, AD15, AH27, AG2	0	GV <sub>DD</sub>	
MCK[0:5]	AF13, AG27, AH2, AD14, AH26, AG1	0	GV <sub>DD</sub>	
MCKE[0:3]	AB28, AA28, AE28, W28	0	GV <sub>DD</sub>	
MDIC[0:1]	AD1, AE1	I/O	GV <sub>DD</sub>	
MODT[0:3]	AH7, AH4, AG3, AF1	0	GV <sub>DD</sub>	
	Enhanced Local Bus Signals <sup>(4)</sup>			
LAD[0:31]	AA21, AA22, AA23, Y21, Y22, Y23, Y24, W23, W24, W25, V28, V27, V25, V23, V21, W22, U28, U26, U24, U22, U23, U20, U21, W20, V20, T24, T25, T27, T26, T21, T22, T23	I/O	BV <sub>DD</sub>	
LDP[0:3]/LA[6:9]	N28, M28, L28, P25	I/O	BV <sub>DD</sub>	
LA10/SSI1_TXD	P19	0	BV <sub>DD</sub>	
LA11/SSI1_TFS	M27	0	BV <sub>DD</sub>	
LA12/SSI1_TCK	U18	0	BV <sub>DD</sub>	
LA13/SSI1_RCK	P28	0	BV <sub>DD</sub>	
LA14/SSI1_RFS	R18	0	BV <sub>DD</sub>	
LA15/SSI1_RXD	R19	0	BV <sub>DD</sub>	
LA16/SSI2_TXD	R20	0	BV <sub>DD</sub>	
LA17/SSI2_TFS	M18	0	BV <sub>DD</sub>	
LA18/SSI2_TCK	N18	0	BV <sub>DD</sub>	
LA19/SSI2_RCK	N27	0	BV <sub>DD</sub>	
LA20/SSI2_RFS	P20	0	BV <sub>DD</sub>	
LA21/SSI2_RXD	P21	0	BV <sub>DD</sub>	
LA[22:31]	M19, M21, M22, M23, N23, N24, M26, N20, N21, N22	0	BV <sub>DD</sub>	
LCS[0:4]	R24, R22, P23, P24, P27	0	BV <sub>DD</sub>	
LCS5/DMA2_DREQ0	R23	0	BV <sub>DD</sub>	
LCS6/DMA2_DACK0	N26	0	BV <sub>DD</sub>	

 Table 2-1.
 Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Package Pin Number	Pin Type	Power Supply	Notes
				Notes
LCS7/DMA2_DDONE0	R26	0	BV <sub>DD</sub>	
LWE0/LFWE/LBS0	T19	0	BV <sub>DD</sub>	
LWE1/LBS1	T20	0	BV <sub>DD</sub>	
LWE2/LBS2	W19	0	BV <sub>DD</sub>	
LWE3/LBS3	T18	0	BV <sub>DD</sub>	
LBCTL	T28	0	BV <sub>DD</sub>	
LALE	R28	0	BV <sub>DD</sub>	
LGPL0/LFCLE	L19	0	BV <sub>DD</sub>	
LGPL1/LFALE	L20	0	$BV_DD$	
LGPL2/LOE/LFRE	L21	0	$BV_DD$	
LGPL3/LFWP	L22	0	$BV_DD$	
<u> </u>	L23	I/O	BV <sub>DD</sub>	
LGPL5	L24	0	$BV_DD$	
LCLK[0:2]	R25, M25, L26	0	BV <sub>DD</sub>	
	DIU/LCD Signals <sup>(4)</sup>			
DIU_LD[23:16]	R3, R10, T10, N7, N4, P6, P5, P4	0	OV <sub>DD</sub>	(5) GPIO1[15:
DIU_LD[15:0]	T3, R9, T9, R8, R7, R6, R4, T7, U5, T6, T5, W4, W5, W6, V4, V6	0	OV <sub>DD</sub>	(5) GPIO1[31:1
DIU_VSYNC	V7	0	$OV_{DD}$	
DIU_HSYNC	U7	0	$OV_{DD}$	
DIU_DE	U4	0	$OV_{DD}$	
DIU_CLK_OUT	N6	0	$OV_DD$	
	Programmable Interrupt Controller (PIC) Sig	nals <sup>(4)</sup>	•	•
IRQ[0:5]	L25, J23, K26, E23, K28, K22	1	$OV_{DD}$	
IRQ6/DMA1_DREQ0	G27	1	$OV_DD$	
IRQ7/DMA1_DACK0	J25	I	OV <sub>DD</sub>	
IRQ8/DMA1_DDONE0	J27	I	OV <sub>DD</sub>	
IRQ9/DMA1_DREQ3	H26	I	OV <sub>DD</sub>	
IRQ10/DMA1_DACK3	J26	I	OV <sub>DD</sub>	
IRQ11/DMA1_DDONE3	K27	I	OV <sub>DD</sub>	
IRQ_OUT	K23	0	OV <sub>DD</sub>	
MCP	A24	I	OV <sub>DD</sub>	1
SMI	B24	1	OV <sub>DD</sub>	1
<b>5</b> 1	I <sup>2</sup> C Signals	·	טטיי	
IIC1_SDA	D24	I/O	OV <sub>DD</sub>	GPIO2[10
IIC1_SCL	E24	I/O	OV <sub>DD</sub>	GPIO2[9]
	·	1/0	O V DD	G1 102[8

 Table 2-1.
 Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Package Pin Number	Pin Type	Power Supply	Notes
IIC2_SDA/SPISEL	E27	I/O	OV <sub>DD</sub>	GPI02[12
IIC2_SCL/SPICLK	E28	I/O	OV <sub>DD</sub>	GPI02[11
	DUART Sign	als <sup>(4)</sup>		
UART_SIN0/SPIMOSI	K24	I	OV <sub>DD</sub>	GPIO2[5]
UART_SOUT0/SPIMISO	H25	0	OV <sub>DD</sub>	
UART_CTS0	G24	ı	OV <sub>DD</sub>	GPIO2[6]
UART_RTS0	G26	0	OV <sub>DD</sub>	
UART_SIN1/IR2_RXD	F25	I	OV <sub>DD</sub>	GPIO2[7]
UART_SOUT1/IR2_TXD	H24	0	OV <sub>DD</sub>	
UART_CTS1	C23	ı	OV <sub>DD</sub>	GPIO2[8]
UART_RTS1	D23	0	$OV_DD$	
	IrDA Signa	<b>is</b> <sup>(4)</sup>	•	•
IR1_TXD	F27	0	$OV_DD$	GPIO2[13
IR1_RXD	E26	ı	$OV_DD$	GPIO2[14
IR_CLKIN	F28	ı	$OV_DD$	
IR2_TXD/UART_SOUT1	H24	0	$OV_DD$	
IR2_RXD/UART_SIN1	F25	1	$OV_DD$	GPIO2[7]
	SPI Signa	ls	•	•
SPIMOSI/UART_SIN0	K24	I/O	OV <sub>DD</sub>	GPIO2[5]
SPIMISO/UART_SOUT0	H25	1/0	$OV_DD$	
SPISEL/IIC2_SDA	E27	ı	OV <sub>DD</sub>	GPI02[12
SPICLK/IIC2_SCL	E28	I	$OV_DD$	GPIO2[11
	SSI Signals	(3)(6)	•	•
SSI1_RXD/LA15	R19	I	BV <sub>DD</sub>	
SSI1_TXD/LA10	P19	0	BV <sub>DD</sub>	
SSI1_RFS/LA14	R18	I/O	BV <sub>DD</sub>	
SSI1_TFS/LA11	M27	I/O	BV <sub>DD</sub>	
SSI1_RCK/LA13	P28	I/O	BV <sub>DD</sub>	
SSI1_TCK/LA12	U18	I/O	BV <sub>DD</sub>	
SSI2_RXD/LA21	P21	I	BV <sub>DD</sub>	
SSI2_TXD/LA16	R20	0	BV <sub>DD</sub>	
SSI2_RFS/LA20	P20	I/O	BV <sub>DD</sub>	
SSI2_TFS/LA17	M18	I/O	BV <sub>DD</sub>	
SSI2_RCK/LA19	N27	I/O	BV <sub>DD</sub>	
SSI2_TCK/LA18	N18	I/O	BV <sub>DD</sub>	
	DMA Signa	<b>Is</b> <sup>(4)</sup>	•	-
DMA1_DREQ0/IRQ6	G27	I	OV <sub>DD</sub>	GPIO2[24

 Table 2-1.
 Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Package Pin Number	Pin Type	Power Supply	Notes
DMA1_DREQ3/IRQ9	H26	1	OV <sub>DD</sub>	GPIO2[26
DMA1_DACK0/IRQ7	J25	0	OV <sub>DD</sub>	GPIO2[25]
DMA1_DACK3/IRQ10	J26	0	OV <sub>DD</sub>	GPIO2[27]
DMA1_DDONE0/IRQ8	J27	0	OV <sub>DD</sub>	
DMA1_DDONE3/IRQ11	K27	0	OV <sub>DD</sub>	GPIO2[28]
DMA2_DREQ0/LCS5	R23	1	OV <sub>DD</sub>	
DMA2_DREQ3	H27	1	OV <sub>DD</sub>	GPIO2[29
DMA2_DACK0/LCS6	N26	0	$OV_DD$	
DMA2_DACK3	H28	0	OV <sub>DD</sub>	GPIO2[30
DMA2_DDONE0/LCS7	R26	0	OV <sub>DD</sub>	
DMA2_DDONE3	J28	0	OV <sub>DD</sub>	GPIO2[31
	General-Purpose Timer Signals <sup>(4)</sup>			
GTM1_TIN1	U3	1	$OV_DD$	GPIO2[15
GTM1_TIN3	W2	1	$OV_DD$	GPIO2[21]
GTM1_ <del>TGATE</del> 1	V2	1	$OV_DD$	GPIO2[16]
GTM1_ <del>TGATE</del> 3	U1	1	$OV_DD$	GPIO2[22
GTM1_ <del>TOUT</del> 1	W3	0	$OV_DD$	GPIO2[17
GTM1_ <del>TOUT</del> 3	U2	0	$OV_DD$	GPIO2[23
GTM2_TIN1	V1	1	$OV_DD$	GPIO2[18]
GTM2_ <del>TGATE</del> 1	W1	1	$OV_DD$	GPIO2[19
GTM2_ <del>TOUT</del> 1	V3	0	OV <sub>DD</sub>	GPIO2[20
	PCI Signals <sup>(4)</sup>		-	•
PCI_AD[31:0]	M1, M2, M3, M4, M5,M7, L1, L6, J1, K2, K3, K4, K5, K6, K7, H1, H7, G1, G2, G3, G4, G5, G6, F1, F4, F6, F7, F8, D2, D3, E1, E2	I/O	OV <sub>DD</sub>	
PCI_C/BE[3:0]	L2, J2, H6, F2	I/O	$OV_DD$	
PCI_PAR	H5	I/O	$OV_DD$	
PCI_FRAME	J3	I/O	$OV_DD$	
PCI_TRDY	J6	I/O	OV <sub>DD</sub>	
PCI_IRDY	J5	I/O	$OV_DD$	
PCI_STOP	E4	I/O	$OV_DD$	
PCI_DEVSEL	J7	I/O	$OV_DD$	
PCI_IDSEL	L5	I	OV <sub>DD</sub>	
PCI_PERR	H2	I/O	$OV_DD$	
PCI_SERR	H3	I/O	$OV_DD$	
PCI_REQ0	N3	I/O	$OV_DD$	
PCI_REQ1	N1	I/O	$OV_DD$	GPIO1[0]
PCI_REQ2	P3	I/O	$OV_DD$	GPIO1[2]

 Table 2-1.
 Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Package Pin Number	Pin Type	Power Supply	Notes	
PCI_REQ3	P1	I/O	OV <sub>DD</sub>	GPIO1[	
PCI_REQ4	P2	I/O	OV <sub>DD</sub>	GPIO1[	
PCI_GNT0	N2	I/O	OV <sub>DD</sub>		
PCI_GNT1	T1	I/O	OV <sub>DD</sub>	GPIO1[1]	
PCI_GNT2	T2	I/O	$OV_DD$	GPIO1[	
PCI_GNT3	R1	I/O	$OV_DD$	GPIO1[	
PCI_GNT4	R2	I/O	$OV_DD$	GPIO1[	
PCI_CLK	C1	I	$OV_{DD}$		
	SerDes 1 Signals		<b>-</b>	•	
SD1_TX[3:0]	J13, G12, F10, H9	0	X1V <sub>DD</sub>		
SD1_TX[3:0]	H13, F12, G10, J9	0	X1V <sub>DD</sub>		
SD1_RX[3:0]	B9, D8, D5, B4	I	S1V <sub>DD</sub>		
SD1_RX[3:0]	A9, C8, C5, A4	I	S1V <sub>DD</sub>		
SD1_REF_CLK	A7	1	S1V <sub>DD</sub>		
SD1_REF_CLK	B7	I	S1V <sub>DD</sub>		
SD1_PLL_TPD	C7	0	X1V <sub>DD</sub>	(9)(10)	
SD1_PLL_TPA	B6	Analog	S1V <sub>DD</sub>	(9)(11)	
SD1_IMP_CAL_TX	E11	Analog	X1V <sub>DD</sub>	(7)	
SD1_IMP_CAL_RX	В3	Analog	S1V <sub>DD</sub>	(8)	
	SerDes 2 Signals				
SD2_TX[7:0]	F22, J21, F20, H19, J17, G16, H15, G14	0	X2V <sub>DD</sub>		
SD2_TX[7:0]	G22, H21, G20, J19, H17, F16, J15, F14	0	X2V <sub>DD</sub>		
SD2_RX[7:0]	B22, D21, B20, D19, C15, B14, C13, A12	I	S2V <sub>DD</sub>		
SD2_RX[7:0]	A22, C21, A20, C19, D15, A14, D13, B12	I	S2V <sub>DD</sub>		
SD2_REF_CLK	A18	I	S2V <sub>DD</sub>		
SD2_REF_CLK	B18	I	S2V <sub>DD</sub>		
SD2_PLL_TPD	D17	0	X2V <sub>DD</sub>	(9)(10)	
SD2_PLL_TPA	C17	Analog	S2V <sub>DD</sub>	(9)(11)	
SD2_IMP_CAL_TX	E21	Analog	X2V <sub>DD</sub>	(7)	
SD2_IMP_CAL_RX	B11	I	S2V <sub>DD</sub>	(8)	
	System Control Signals <sup>(4)</sup>	)			
HRESET	B23	I	OV <sub>DD</sub>		
HRESET_REQ	J22	0	OV <sub>DD</sub>		
SRESET	A26	I	OV <sub>DD</sub>		
CKSTP_IN	C27	I	OV <sub>DD</sub>		
CKSTP_OUT	F24	0	OV <sub>DD</sub>		

 Table 2-1.
 Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Package Pin Number	Pin Type	Power Supply	Notes
ASLEEP	B26	0	OV <sub>DD</sub>	110103
AOLLLI	Debug Signals <sup>(4)</sup>	U	OVDD	
TRIG_IN	K20	ı	OV <sub>DD</sub>	
TRIG_OUT/READY/QUIE				
SCE	C28	0	OV <sub>DD</sub>	
MSRCID[0:4]	Y20, AB23, AB20, AB21, AC23	0	$BV_DD$	(14)
MDVAL	AC20	0	$BV_DD$	
CLK_OUT	G28	0	$OV_DD$	
	Test Signals <sup>(4)</sup>			
LSSD_MODE	G23	I	$OV_DD$	
TEST_MODE0	K12	I	$OV_DD$	
TEST_MODE1	K10	I	$OV_DD$	
	JTAG Signals <sup>(4)</sup>			
TCK	D26	I	$OV_DD$	
TDI	B25	I	$OV_DD$	
TDO	D27	0	$OV_DD$	
TMS	C25	I	$OV_DD$	
TRST	A28	I	$OV_DD$	
	Additional Analog Signals			
TEMP_ANODE	C11	Thermal	-	
TEMP_CATHODE	C10	Thermal	-	
	Special Connection Requirement Pins	•		
No Connects	B1, B10, C2, C3, E22, F18, G11, G18, H8, H11, H14, J11, AA1, AA2, AA3, AA4	-	-	(15)
	Power and Ground Signals			
$MV_REF$	AE14	DDR2 reference voltage	GV <sub>DD</sub> /2	
$OV_DD$	C24, C26, D1, E25, F3, G7, G25, H4, J24, K1, L4, L7, N5, P10, P7, T4, T8, V5, V8	LCD, General Purpose Timer, PCI, MPIC, I2C, DUART, IrDA, SPI, DMA, System Control, Clocking, Debug, Test, JTAG, & Power management I/O supply	$OV_DD$	
$GV_DD$	Y2, Y16, AA7, AA24, AA26, AB14, AB17, AC2, AC5, AC6, AC9, AC12, AC18, AC21, AC24, AC27, AE4, AE7, AE10, AE13, AE16, AE19, AE22, AE25, AF2, AG5, AG8, AG11, AG14, AG17, AG20, AG23, AG26, AH1	DDR SDRAM I/O supply	GV <sub>DD</sub>	

 Table 2-1.
 Signal Reference by Functional Block (Continued)

			Power	
Name <sup>(1)</sup>	Package Pin Number	Pin Type	Supply	Notes
$BV_DD$	L27, M20, M24, P18, P22, P26, U19, U27, V24, W21, AA20	eLBC & SSI I/O voltage	BV <sub>DD</sub>	
S1V <sub>DD</sub>	A3, A10, B5, B8, D4, D7	Receiver and SerDes Core Power supply for Port 1	S1V <sub>DD</sub>	
S2V <sub>DD</sub>	A11, A15, A19, A23, B13, B17, B21, C14, C18, D12, D16, D20	Receiver and SerDes Core Power supply for Port 2	S2V <sub>DD</sub>	
X1V <sub>DD</sub>	F11, G9, H12, J10, K13	Transmitter Power supply for SerDes Port 1	X1V <sub>DD</sub>	
X2V <sub>DD</sub>	F13, F17, F21, G15, G19, H18, H22, J16, J20	Transmitter Power supply for SerDes Port 2	X2V <sub>DD</sub>	
L1V <sub>DD</sub>	K14	Digital Logic Power supply for SerDes Port 1	L1V <sub>DD</sub>	
L2V <sub>DD</sub>	K16, K18	Digital Logic Power supply for SerDes Port 2	L2V <sub>DD</sub>	
V <sub>DD</sub> _Core	L8, L10, M9, M11, M13, M15, N8, N10, N12, N14, N16, P9, P11, P13, P15, R12, R14, R16, T11, T13, T15, U10, U12, U14, U16, V9, V11, V13, V15, W8, W10, W12, W14, W16, Y9, Y11, Y13, Y7, AA8, AA10, AA12, AB9, AB11, AC8	Core voltage supply	V <sub>DD</sub> _Core	
V <sub>DD</sub> _PLAT	L12, L14, L16, L18, M17, P17, T17, V17, V19, W18, Y17, Y19, AA18	Platform supply voltage	V <sub>DD</sub> _PLAT	
AV <sub>DD</sub> _Core	A27	Core PLL supply	AV <sub>DD</sub> _Core	
AV <sub>DD</sub> _PLAT	B28	Platform PLL supply	AV <sub>DD</sub> _PLAT	
AV <sub>DD</sub> _PCI	A2		AV <sub>DD</sub> PCI	
SD1AV <sub>DD</sub>	A6		SD1AV <sub>DD</sub>	
SD2AV <sub>DD</sub>	A16		SD2AV <sub>DD</sub>	
SENSEV <sub>DD</sub>	AC11	V <sub>DD</sub> Core sensing pin		
SENSEV <sub>ss</sub>	AB12	Core GND sensing pin		
GND	B2, B27, D25, E3, F26, F5, G8, H23, J4, K25, L11, L13, L15, L17, L3, L9, M10, M12, M14, M16, M6, M8, N11, N13, N15, N17, N19, N25, N9, P12, P14, P16, P8, R11, R13, R15, R17, R21, R27, R5, T12, T14, T16, U11, U13, U15, U17, U25, U6, U8, U9, V10, V12, V14, V16, V18, V22, V26, W11, W13, W15, W17, W7, W9, Y10, Y12, Y14, Y18, Y27, Y5, Y8, AA11AA13, AA14, AA16, AA17, AA19, AA9, AB10, AB13, AB18, AB19, AB22, AB25, AB3, AB7, AB8, AC14, AD11, AD17, AD20, AD23, AD26, AD5, AD8, AE15, AF12, AF18, AF21, AF24, AF27, AF3, AF6, AF9	GND		

 Table 2-1.
 Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Packago Pin Number	Pin Type	Power	Notos
ivame <sup>(*)</sup>	Package Pin Number		Supply	Notes
SD1AGND	C6	SerDes Port 1 Ground pin for SD1AV <sub>DD</sub>		
SD2AGND	B16	SerDes Port 2 Ground pin for SD2AV <sub>DD</sub>		
SGND	A5, A8, A13, A17, A21, B15, B19, C4, C9, C12, C16, C20, C22, D6, D9, D10, D11, D14, D18, D22, E5, E6, E7, E8, E9, E10, E13, E14, E15, E16, E17, E18, E19, E20	Ground pins for SV <sub>DD</sub>		
XGND	E12, F9, F15, F19, F23, G13, G17, G21, H10, H16, H20, J8, J12, J14, J18, K8, K9, K11, K15, K17, K19, K21	Ground pins for XV <sub>DD</sub>		
	Reset Configuration Signals <sup>(15)</sup>			_
LAD[0:31] cfg_gpinout[0:31]	AA21, AA22, AA23, Y21, Y22, Y23, Y24, W23, W24, W25, V28, V27, V25, V23, V21, W22, U28, U26, U24, U22, U23, U20, U21, W20, V20, T24, T25, T27, T26, T21, T22, T23	-	$BV_DD$	
LA10/SSI1_TXD cfg_ssi_la_sel	P19	-	BV <sub>DD</sub>	
LA[25:26] cfg_elbc_clkdiv[0:1]	M23, N23	-	$BV_DD$	
LA27 cfg_cpu_boot	N24	-	$BV_DD$	
DIU_LD[10], LA[28:31] cfg_sys_pll[0:4]	R6, M26, N20, N21, N22	-	$BV_DD$	
LWE0/LFWE/LBS0 cfg_pci_speed	T19	-	BV <sub>DD</sub>	
TWE/LBS[1:3] cfg_host_agt[0:2]	T20, W19, T18	-	BV <sub>DD</sub>	
LBCTL, LALE, LGPL2/LOE/LFRE, DIU_LD4 cfg_core_pll[0:3]	T28, R28, L21, W4	-	$BV_DD$	
LGPL0/LFCLE cfg_net2_div	L19	-	BV <sub>DD</sub>	(12)
LGPL1/LFALE cfg_pci_clk	L20	-	BV <sub>DD</sub>	
LGPL3/LFWP, LGPL5 cfg_boot_seq[0:1]	L22, L24	-	BV <sub>DD</sub>	
DIU_LD[0] cfg_elbc_ecc	V6	-	$OV_DD$	GPIO1[16]
DIU_LD[7:9] cfg_io_ports[0:2]	U5, T7, R4	-	$OV_DD$	GPIO1[23:2
DIU_LD[11:12] cfg_dram_type[0:1]	R7, R8	-	$OV_DD$	GPIO1[27:2
DIU_DE, DIU_LD[13:15] cfg_rom_loc[0:3]	U4, T9, R9, T3	-	$OV_DD$	GPIO1[29:3
DIU_VSYNC cfg_pci_impd	V7	-	$OV_DD$	

**Table 2-1.** Signal Reference by Functional Block (Continued)

Name <sup>(1)</sup>	Package Pin Number	Pin Type	Power Supply	Notes
DIU_HSYNC cfg_pci_arb	U7	-	$OV_{DD}$	
UART_RTS0 cfg_wdt_en	G26	-	$OV_{DD}$	
ASLEEP cfg_core_speed	B26	-	$OV_DD$	(13)
MSRCID0 cfg_mem_debug	Y20	-	BV <sub>DD</sub>	
MDVAL cfg_boot_vector	AC20	-	BV <sub>DD</sub>	

- Notes: 1. Multi-pin signals such as LDP[0:3] have their physical package pin numbers listed in order corresponding to the signal
  - 2. Stub Series Terminated Logic type pins.
  - 3. All SSI signals are multiplexed with eLBC signals.
  - 4. Low Voltage Transistor-Transistor Logic (LVTTL) type pins.
  - DIU\_LD[23:16] = RED[7:0] DIU\_LD[15:8] = GREEN[7:0]  $DIU\_LD[7:0] = BLUE[7:0]$
  - 6. The pins for the SSI interface on the device are multiplexed with certain eLBC signals, which have the ability to operate at a different voltage than the other standard I/O signals. If the device is configured such that the eLBC uses a different voltage than standard I/O and an SSI port on the device is used, then level shifters are required on the SSI signals to ensure they correctly interface to other devices on the board at the proper voltage.
  - 7. This pin should be pulled to ground with a  $100\Omega$  resitor.
  - 8. This pin should be pulled to ground with a  $200\Omega$  resitor.
  - 9. These pins should be left floating.
  - 10. This is a SerDes PLL/DLL digital test signal and is only for factory use.
  - 11. This is a SerDes PLL/DLL analog test signal and is only for factory use.
  - 12. This pin should be pulled down if the Platform frequency is 400 MHz or below.
  - 13. This pin should be pulled down if the Core frequency is 800 MHz or below.
  - 14. MSRCID1 should be pulled high during reset.15. The pins in this section are reset configuration pins. Each pin has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
  - 15. These pins should be left floating.

### 3. Electrical Characteristics

This section provides the AC and DC electrical specifications for the PC8610. The PC8610 is currently targeted to these specifications.

### 3.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

### 3.1.1 Absolute Maximum Ratings

Table 3-1 provides the absolute maximum ratings.

**Table 3-1.** Absolute Maximum Ratings<sup>(1)</sup>

Characteristic		Symbol	Recommended Value	Unit	Notes
Core supply voltages		V <sub>DD</sub> _Core	-0.3 to 1.21V	V	
Core PLL supply		AV <sub>DD</sub> _Core	-0.3 to 1.21V	V	
SerDes Receiver and Core	Power supply (Ports 1 and 2)	S1V <sub>DD</sub> S2V <sub>DD</sub>	-0.3 to 1.21V	٧	
SerDes Transmitter Power s	supply (Ports 1 and 2)	X1V <sub>DD</sub> X2V <sub>DD</sub>	-0.3 to 1.21V	٧	
SerDes Digital Logic Power Supply (Ports 1 and 2)		L1V <sub>DD</sub> L2V <sub>DD</sub>	-0.3 to 1.21V	٧	
Serdes PLL supply voltage (Port 1 and Port 2)		SD1AV <sub>DD</sub> SD2AV <sub>DD</sub>	-0.3 to 1.21V	V	
Platform Supply voltage		V <sub>DD</sub> _PLAT	-0.3 to 1.21V	V	
PCI and Platform PLL supp	y voltage	AV <sub>DD</sub> PCI AV <sub>DD</sub> PLAT	-0.3 to 1.21V	V	
DDR/DDR2 SDRAM I/O sup	oply voltages	GV <sub>DD</sub>	-0.3 to 2.75V	V	
Local bus and SSI I/O voltage	ge	BV <sub>DD</sub>	-0.3 to 3.63V	V	
	Timer, MPIC, IrDA, DUART, DMA, Interrupts, System Control & G, Power management, I <sup>2</sup> C, SPI and Miscellaneous I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63V	V	
	DDR/DDR2 SDRAM signals	MV <sub>IN</sub>	(GND -0.3) to (GV <sub>DD</sub> +0.3)	V	(2)
	DDR/DDR2 SDRAM reference	MV <sub>REF</sub>	(GND -0.3) to (GV <sub>DD</sub> /2 + 0.3)	V	(2)
Input voltage	Local Bus I/O voltage	BV <sub>IN</sub>	(GND -0.3) to (BV <sub>DD</sub> +0.3)	V V V V V V	(2)
	LCD, PCI, General Purpose, MPIC, IrDA, DUART, DMA, Interrupts, System Control & Clocking, Debug, Test, JTAG, Power management, I <sup>2</sup> C, SPI and Miscellaneous I/O voltage	OV <sub>IN</sub>	(GND -0.3) to (0V <sub>DD</sub> +0.3)	V	(2)
Storage temperature range		T <sub>STG</sub>	-55 to 150	°C	

Notes:

- 1. Functional and tested operating conditions are given in Table 3-2 on page 15. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. During run time  $(M, B, O)V_{IN}$  and  $MV_{REF}$  may overshoot/undershoot to a voltage and for a maximum duration as shown in Table 3-1 on page 14

### 3.1.2 Recommended Operating Conditions

Table 3-2 provides the recommended operating conditions for the PC8610. Note that the values in Table 3-2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed. For details on order information and specific operating conditions for parts, see Section 6. "Ordering Information" on page 91.

**Table 3-2.** Recommended Operating Conditions


Characteristic		Symbol	Recommended Value	Unit	Notes
		., .	1.025 ± 50 mV	.,	(1)
Core supply volt	tages	V <sub>DD</sub> _Core	1.00 ± 50 mV	7 V	(2)
0 511 1			1.025 ± 50 mV	.,	(1)(3)
Core PLL supply		AV <sub>DD</sub> _Core	1.00 ± 50 mV	V	(2)(3)
0 0 0 :	10 0 0 1 (0 1 1 10)	S1V <sub>DD</sub>	1.025 ± 50 mV	V	(1)(4)
Serbes Receive	er and Core Power supply (Ports 1 and 2)	S2V <sub>DD</sub>	1.00 ± 50 mV		(2)
0	West Process and a (Ports 4 and 9)	X1V <sub>DD</sub>	1.025 ± 50 mV	.,	(1)
SerDes Transmitter Power supply (Ports 1 and 2)		X2V <sub>DD</sub>	1.00 ± 50 mV	V	(2)
CauDaa Dinital I	ania Davier Complex (Parts 4 and 0)	L1V <sub>DD</sub>	1.025 ± 50 mV	.,	(1)
Serbes Digital L	ogic Power Supply (Ports 1 and 2)	L2V <sub>DD</sub>	1.00 ± 50 mV	V	(2)
		SD1AV <sub>DD</sub>	1.025 ± 50 mV		
Serdes PLL sup	ply voltage (Port 1 and Port 2)	SD2AV <sub>DD</sub>	1.00 ± 50 mV	- v - v	(2)(3)
		V <sub>DD</sub> PLAT	1.025 ± 50 mV	.,,	(1)
Platform Supply voltage			1.00 ± 50 mV	V	(2)
DCI and Diatform	m DLL gumble veltage	AV <sub>DD</sub> _PCI	1.025 ± 50 mV	V	(1)(3)
PCI and Platfori	n PLL supply voltage	AV <sub>DD</sub> _PLAT	1.00 ± 50 mV		(2)(3)
DDR and DDR2	SDRAM I/O supply voltages	GV <sub>DD</sub>	2.5V ± 125 mV, 1.8V ± 90 mV	٧	(5)
Local bus and S	SSI I/O voltage	BV <sub>DD</sub>	$3.3V \pm 165 \text{ mV}$ $2.5V \pm 125 \text{ mV}$ $1.8V \pm 90 \text{ mV}$	V	
	oral Timer, MPIC, IrDA, DUART, DMA, Interrupts, System Control & g, Test, JTAG, Power management, I <sup>2</sup> C, SPI and Miscellaneous I/O	OV <sub>DD</sub>	3.3V ± 165 mV	V	(6)
	DDR and DDR2 SDRAM signals	MV <sub>IN</sub>	(GND - 0.3) to (GV <sub>DD</sub> + 0.3)	V	(7)(5)
DDR and DDR2 SDRAM reference		MV <sub>REF</sub>	(GND - 0.3) to $(GV_{DD}/2 + 0.3)$	V	(7)
Input voltage Local Bus I/O voltage		BV <sub>IN</sub>	(GND - 0.3) to (BV <sub>DD</sub> + 0.3)		(7)
	LCD, PCI, General Purpose Timer, MPIC, IrDA, DUART, DMA, Interrupts, System Control & Clocking, Debug, Test, JTAG, Power management, I <sup>2</sup> C, SPI and Miscellaneous I/O voltage	OV <sub>IN</sub>	(GND - 0.3) to (OV <sub>DD</sub> + 0.3)	V	(7)(6)
Operating temper	erature	T <sub>J</sub> T <sub>C</sub>	$T_{C} = -55^{\circ} \text{ C to } T_{J} = 125^{\circ} \text{ C}$	°C	

Notes: 1. Applies to devices marked with a core frequency of 1333 MHz. Refer to Table Part Numbering Nomenclature to determine if the device has been marked for a core frequency of 1333 MHz.

- 2. Applies to devices marked with a core frequency below 1333 MHz. Refer to Table Part Numbering Nomenclature to determine if the device has been marked for a core frequency below 1333 MHz.
- 3. AVDD measurements are made at the input of the R/C filter described in Section 4.2.1 "PLL Power Supply Filtering" on page 73 and not at the processor pin.
- PCI Express interface of the device is expected to receive signals from 0.175 to 1.2V. Refer to Section 3.18.4.3 "Differential Receiver (RX) Input Specifications" on page 64 for more information.
- 5. Caution: MV<sub>IN</sub> must meet the overshoot/undershoot requirements for GV<sub>DD</sub> as shown in Figure 3-1 on page 16.
- 6. Caution: OV<sub>IN</sub> must meet the overshoot/undershoot requirements for OV<sub>DD</sub> as shown in Figure 3-1 on page 16.
- 7. Timing limitations for (M, B, O) V<sub>IN</sub> and MV<sub>REF</sub> during regular run time is provided in Figure 3-1 on page 16.

Figure 3-1 shows the undershoot and overshoot voltages at the interfaces of the PC8610.

**Figure 3-1.** Overshoot/Undershoot Voltage for M/B/OV<sub>IN</sub>



Note: 1.  $t_{CLK}$  references clocks for various functional blocks as follows:

For DDR,  $t_{CLK}$  references MCK.

For LBIU, t<sub>CLK</sub> references LCLK.

For PCI,  $t_{CLK}$  references PCI\_CLK or SYSCLK.

For I<sup>2</sup>C and JTAG, t<sub>CLK</sub> references SYSCLK.

The PC8610 core voltage must always be provided at nominal  $V_{DD}$ \_Core (See Table 3-2 on page 15 for actual recommended core voltage). Voltage to the external interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 3-2 on page 15. The input voltage threshold scales with respect to the associated I/O supply voltage.  $OV_{DD}$ -based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses a single-ended differential receiver referenced to each externally supplied  $MV_{REF}$  signal (nominally set to  $GV_{DD}$ /2) as is appropriate for the (SSTL-18 and SSTL-2) electrical signaling standards.

#### 3.1.3 Output Driver Characteristics

Table 3-3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

**Table 3-3.** Output Drive Capability

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
DDR signals	18 36 (half strength mode)	GV <sub>DD</sub> = 2.5V	(1)(4)(6)
DDR2 signal	18 36 (half strength mode)	GV <sub>DD</sub> = 1.8V	(1)(5)(6)
	25 35	$BV_{DD} = 3.3V$ $BV_{DD} = 2.5V$	
Local Bus	45 (default) 45 (default) 125	$BV_{DD} = 3.3V$ $BV_{DD} = 2.5V$ $BV_{DD} = 1.8V$	(2)
PCI, DUART, DMA, Interrupts, System Control & Clocking, Debug, Test, JTAG, Power management and Miscellaneous I/O voltage	45	OV <sub>DD</sub> = 3.3V	
I <sup>2</sup> C	150	OV <sub>DD</sub> = 3.3V	
PCI Express	100	$XV_{DD} = 1.0V$	(3)

Notes: 1. See the DDR Control Driver registers in the PC8610 reference manual for more information.

- 2. See the POR Impedance Control register in the PC8610 reference manual for more information about local bus signals and their drive strength programmability.
- 3. See Section 2.1 "Pin Assignments" on page 4 for details on resistor requirements for the calibration of SD*n\_*IMP\_CAL\_TX and SD*n\_*IMP\_CAL\_RX transmit and receive signals.
- 4. Stub Series Terminated Logic (SSTL-25) type pins.
- 5. Stub Series Terminated Logic (SSTL-18) type pins.
- The drive strength of the DDR interface in half strength mode is at T<sub>I</sub> = 125°C and at GV<sub>DD</sub> (min).

### 3.2 Power Sequencing

The PC8610 requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows:

The chronological order of power up is:

- 1.  $OV_{DD}$ ,  $BV_{DD}$
- 2.  $V_{DD}$ -PLAT,  $AV_{DD}$ -PLAT,  $V_{DD}$ -Core,  $AV_{DD}$ -Core,  $AV_{DD}$ -PCI,  $SnV_{DD}$ ,  $XnV_{DD}$ , SD  $nAV_{DD}$  (This rail must reach 90% of its value before the rail for  $GV_{DD}$ , and  $MV_{REF}$  reaches 10% of its value)
- 3.  $GV_{DD}$ ,  $MV_{REF}$
- 4. SYSCLK


The order of power down is as follows:

- 1. SYSCLK
- 2. GV<sub>DD</sub>, MV<sub>REF</sub>
- 3. V<sub>DD</sub>\_PLAT, AV<sub>DD</sub>\_PLAT, V<sub>DD</sub>\_Core, AV<sub>DD</sub>\_Core, AV<sub>DD</sub>\_PCI, SnV<sub>DD</sub>, XnV<sub>DD</sub>, SD*n*AV<sub>DD</sub>
- 4. O<sub>DD</sub>, BV<sub>DD</sub>

Note: AV<sub>DD</sub> type supplies must be delayed with respect to their source supplies by the RC time constant of the PLL filter circuit described in Section 4.2 "Power Supply Design and Sequencing" on page 73.

Figure 3-2 illustrates the power up sequence as described above.

Figure 3-2. PC8610 Power Up Sequencing



Notes:

- 1. Dotted waveforms correspond to optional supply values for a specified power supply. See Table 3-2 on page 15.
- 2. The recommended maximum ramp up time for power supplies is 20 milliseconds.
- 3. Refer to Section 3.5 "RESET Initialization" on page 23 for additional information on PLL relock and reset signal assertion timing requirements.
- Refer to Table 4-7 on page 72 for additional information on reset configuration pin setup timing requirements. In addition see Figure 4-6 on page 79 regarding HRESET and JTAG connection details including TRST.
- 5. e600 PLL relock time is 100 microseconds maximum plus 255 MPX\_clk cycles.
- 6. POR configuration signals must be driven on reset. See Section 3.5 "RESET Initialization" on page 23 for more information on setup and hold time of reset configuration signals.
- 7. The rail for  $V_{DD}$ -PLAT,  $AV_{DD}$ -PLAT,  $V_{DD}$ -Core,  $AV_{DD}$ -Core,  $AV_{DD}$ -PCI,  $SnV_{DD}$ ,  $XnV_{DD}$ , and  $SDnAV_{DD}$  must reach 90% of its value before the rail for  $GV_{DD}$ , and  $MV_{REF}$  reaches 10% of its value.
- 8. SYSCLK must be driven only AFTER the power for the various power supplies is stable.
- 9. The reset configuration signals for DRAM types must be valid before HRESET is asserted.

#### 3.3 **Power Characteristics**

The estimated power dissipation for the PC8610 device is shown in Table 3-4.

**Table 3-4.** PC8610 Power Dissipation

Power Mode	Core/Platform Frequency (MHz)	V <sub>DD</sub> Core, V <sub>DD</sub> PLAT (Volts)	Junction Temperature (° C)	Power (Watts)	Notes		
Typical			65	10.7	(1)(2)		
Thermal	1000/500	1.005	105	12.1	(1)(3)		
Massinasson	1333/533	1.025	110	16	(1)(4)		
Maximum			125	18	(1)(4)		
Typical			65	8.4	(1)(2)		
Thermal	1000/500	4.00	105	9.5	(1)(3)		
	1066/533	1.00	1.00	1.00	110	13	(1)(4)
Maximum			125	15	(1)(4)		
Typical			65	5.8	(1)(2)		
Thermal	800/400	4.00	105	7.2	(1)(3)		
		1.00	110	9.5	(1)(4)		
Maximum			125	11	(1)(4)		

- Notes: 1. These values specify the power consumption at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include power dissipation for I/O supplies.
  - 2. Typical power is an average value measured at the nominal recommended core voltage (V<sub>DD</sub>Core) and 65°C junction temperature (see Table 3-2 on page 15) while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz with the core at 100% efficiency. This parameter is not 100% tested but periodically sampled.
  - 3. Thermal power is the average power measured at nominal core voltage (V<sub>DD</sub>Core) and maximum operating junction temperature (see Table 3-2 on page 15) while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz on the core and a typical workload on platform interfaces. This parameter is not 100% tested but periodically sampled.
  - 4. Maximum power is the maximum power measured at nominal core voltage (V<sub>DD</sub>Core) and maximum operating junction temperature (see Table 3-2 on page 15) while running a test which includes an entirely L1-cache-resident, contrived sequence of instructions which keep all the execution units maximally busy on the core.

The estimated maximum power dissipation for individual power supplies of the PC8610 is shown in Table 3-5 on page 20.

**Table 3-5.** PC8610 Individual Supply Maximum Power Dissipation<sup>(1)</sup>

Component Description	Supply Voltage (Volts)	Est. Power (Watts)	Notes
Cara valle na avradu	V <sub>DD</sub> _Core = 1.025V at 1333 MHz	14.0	
Core voltage supply	V <sub>DD</sub> _Core = 1.00V at 1066 MHz	12.0	
Cara Di Lucalta da accepta	AV <sub>DD</sub> _Core = 1.025V at 1333 MHz	0.0125	
Core PLL voltage supply	AV <sub>DD</sub> _Core = 1.00V at 1066 MHz	0.0125	
Dietform course cumply	V <sub>DD</sub> _PLAT = 1.025V at 1333 MHz	4.5	
Platform source supply	V <sub>DD</sub> _PLAT = 1.00V at 1066 MHz	4.3	
Dietferm Di Lucite de curreir	AV <sub>DD</sub> _PLAT = 1.025V at 1333 MHz	0.0125	
Platform PLL voltage supply	AV <sub>DD</sub> _PLAT = 1.00V at 1066 MHz	0.0125	

Note: 1. This is a maximum power supply number which is provided for power supply and board design information. The numbers are based on 100% utilization for each component. The components listed are not expected to have 100% usage simultaneously for all components. Actual numbers may vary based on activity. Note that the production parts should have a total maximum power value based on Table 3-4 on page 19. The 'Est.' in the Est. Power column is to emphasize that these numbers are based on theoretical estimates. The device is tested to ensure that the sum of all four supplies does not exceed the power stated in Table 3-4. No specific supply should ever exceed its individual amount estimated in Table 3-5 on page 20.

### 3.3.1 Frequency Derating

To reduce power consumption, these devices support frequency derating if the reduced maximum processor core frequency and reduced maximum platform frequency requirements are observed. The reduced maximum processor core frequency, resulting maximum platform frequency and power consumption are provided in Table 3-6. Only those parameters in Table 3-6 are affected; all other parameter specifications are unaffected.

**Table 3-6.** Core Frequency, Platform Frequency and Power Consumption Derating

Maximum Rated Core Frequency (Device Marking)	Maximum Derated Core/Platform Frequency (MHz)	V <sub>DD</sub> Core, V <sub>DD</sub> PLAT (V)	Typical Power (Watts)	Thermal Power (Watts)	Maximum Power (Watts)
1333J			N/A		
1066J	1000/400	1.00	8.0	9.4	T <sub>J</sub> = 110° C : 12.5 T <sub>J</sub> = 125° C : 14.5
800G	667/333	1.00	5.0	6.4	$T_J = 110^{\circ} \text{ C} : 8.5$ $T_J = 125^{\circ} \text{ C} : 10.5$

### 3.4 Input Clocks

Table 3-7 provides the system clock (SYSCLK) DC specifications for the PC8610.

**Table 3-7.** SYSCLK DC Electrical Characteristics ( $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$ )

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	OV <sub>DD</sub> + 0.3	٧
Low-level input voltage	$V_{IL}$	-0.3	0.8	٧
Input current (V <sub>IN</sub> <sup>(1)</sup> = 0 V or V <sub>IN</sub> = V <sub>DD</sub> )	I <sub>IN</sub>	-	±5	μΑ

Note: 1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 3-1 and Table 3-2 on page 15.

#### 3.4.1 **System Clock Timing**

Table 3-8 provides the system clock (SYSCLK) AC timing specifications for the PC8610.

**Table 3-8.** SYSCLK AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	f <sub>SYSCLK</sub>	33	_	133	MHz	(1)
SYSCLK cycle time	t <sub>sysclk</sub>	7.5	_	_	ns	_
SYSCLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	1.2	ns	(2)
SYSCLK duty cycle	t <sub>KHK</sub> /t <sub>SYSCLK</sub>	40	_	60	%	(3)
SYSCLK jitter	_	_	_	±150	ps	(4)(5)

All specifications at recommended operating conditions (see Table 3-2 on page 15) with OV<sub>DD</sub> = 3.3V ± 165 mV.

- Notes: 1. Caution: The platform to SYSCLK clock ratio and e600 core to platform clock ratio settings must be chosen such that the resulting SYSCLK, platform, and e600 (core) frequencies do not exceed their respective maximum or minimum operating frequencies. Refer to Section 4.1.2 "Platform/MPX to SYSCLK PLL Ratio" on page 71 and Section 4.1.3 "e600 Core to MPX/Platform clock PLL Ratio" on page 72, for ratio settings.
  - 2. Rise and fall times for SYSCLK are measured at 0.4V and 2.7V.
  - 3. Timing is guaranteed by design and characterization.
  - 4. This represents the total input jitter, short term and long term, and is guaranteed by design.
  - 5. The SYSCLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter. Note that the frequency modulation for SYSCLK reduces significantly for the spread spectrum source case. This is to guarantee what is supported based on design.

#### 3.4.1.1 SYSCLK and Spread Spectrum Sources

Spread spectrum clock sources are a popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise over a wider spectrum and reducing the peak noise magnitude. These clock sources intentionally add long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table 3-9 considers short-term (cycle-to-cycle) jitter only and the clock generator's cycle-to-cycle output jitter should meet the PC8610 input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns, and the PC8610 is compatible with spread spectrum sources if the recommendations listed in Table 3-9 are observed.

**Table 3-9.** Spread Spectrum Clock Source Recommendations

Parameter	Min	Max	Unit	Notes
Frequency modulation	-	50	kHz	(1)
Frequency spread	_	1.0	%	(1)(2)

All specifications at recommended operating conditions (see Table 3-2 on page 15).

Notes: 1. Guaranteed by design.

2. SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO frequencies, must meet the minimum and maximum specifications given in Table 3-9.

It is imperative to note that the processor's minimum and maximum SYSCLK, core, and VCO frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated e600 core frequency should avoid violating the stated limits by using down-spreading only.

 $SDn_REF_CLK$  and  $\overline{SDn_REF_CLK}$  was designed to work with a spread spectrum clock (+0 to 0.5% spreading at 30-33kHz rate is allowed), assuming both ends have same reference clock. For better results use a source without significant unintended modulation.

#### 3.4.2 Real Time Clock Timing

The RTC input is sampled by the platform clock. The output of the sampling latch is then used as an input to the counters of the PIC. There is no jitter specification. The minimum pulse width of the RTC signal should be greater than  $2\times$  the period of the platform clock. That is, minimum clock high time is  $2\times t_{MPX}$ , and minimum clock low time is  $2\times t_{MPX}$ . There is no minimum RTC frequency; RTC may be grounded if not needed.

#### 3.4.3 PCI/PCI-X Reference Clock Timing

When the PCI/PCI-X controller is configured for asynchronous operation, the reference clock for the PCI/PCI-X controller is not the SYSCLK input, but instead the PCIn\_CLK. provides the PCI/PCI-X reference clock AC timing specifications for the PC8610.

**Table 3-10.** PCI n\_CLK AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
PCIn_CLK frequency	f <sub>PCICLK</sub>	16	-	133	MHz	-
PCIn_CLK cycle time	t <sub>PCICLK</sub>	7.5	-	60	ns	-
PCIn_CLK rise and fall time	t <sub>PCIKH</sub> , t <sub>PCIKL</sub>	0.6	1.0	2.1	ns	(1)(2)
PCIn_CLK duty cycle	t <sub>PCIKHKL</sub> /t <sub>PCICLK</sub>	40	_	60	%	(2)

Notes: 1. Rise and fall times for SYSCLK are measured at 0.6V and 2.7V.

2. Timing is guaranteed by design and characterization.

#### 3.4.4 Platform Frequency Requirements for PCI-Express and Serial RapidIO

The MPX platform clock frequency must be considered for proper operation of the high-speed PCI Express and Serial RapidIO interfaces as described below.

For proper PCI Express operation, the MPX clock frequency must be greater than or equal to:

$$\frac{527 \text{ MHz} \times (\text{PCI-Express link width})}{16/ (1 + \text{cfg\_net2\_div})}$$

Note that at MPX = 333 - 400 MHz, cfg\_net2\_div = 0 and at MPX > 400 MHz, cfg\_net2\_div = 1. Therefore, when operating PCI Express in x8 link width, the MPX platform frequency must be 333-400 MHz with cfg\_net2\_div = 0 or greater than or equal to 527 MHz with cfg\_net2\_div = 1.

For proper Serial RapidIO operation, the MPX clock frequency must be greater than:

$$\underline{2\times(0.80)\times(\text{Serial RapidIO interface frequency})\times(\text{Serial RapidIO link width})}{64}$$

#### 3.4.5 Other Input Clocks

For information on the input clocks of other functional blocks of the platform such as SerDes see the specific section of this document.

#### **RESET Initialization** 3.5

Table 3-11 describes the AC electrical specifications for the RESET initialization timing requirements of the PC8610.

**Table 3-11. RESET Initialization Timing Specifications** 

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of HRESET	100	_	μs	
Minimum assertion time for SRESET	3	_	SYSCLKs	(1)
Platform PLL input setup time with stable SYSCLK before HRESET negation	100	_	μs	(2)
Input setup time for POR configs (other than PLL config) with respect to negation of HRESET	4	_	SYSCLKs	(1)
Input hold time for all POR configs (including PLL config) with respect to negation of HRESET	2	_	SYSCLKs	(1)
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET	_	5	SYSCLKs	(1)

- Notes: 1. SYSCLK is the primary clock input for the device.
  - 2. This is related to HRESET assertion time.

Table 3-12 provides the PLL lock times.

Table 3-12. **PLL Lock Times** 

Parameter/Condition	Min	Max	Unit	Notes
(Platform, PCI and e600 core) PLL lock times	_	100	μs	(1)

Note: 1. The PLL lock time for e600 PLL requires an additional 255 platform clock cycles.

#### 3.6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the PC8610. Note that DDR SDRAM is  $GV_{DD} = 2.5V$  and DDR2 SDRAM is  $GV_{DD} = 1.8V$ .

#### **DDR SDRAM DC Electrical Characteristics** 3.6.1

Table 3-13 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the PC8610 when  $GV_{DD}(typ) = 1.8V$ .

DDR2 SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 1.8V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	1.71	1.89	V	(1)
I/O reference voltage	$MV_REF$	$0.49 \times \text{GV}_{\text{DD}}$	$0.51 \times \text{GV}_{\text{DD}}$	V	(2)
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> - 0.04	MV <sub>REF</sub> + 0.04	V	(3)
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.125	GV <sub>DD</sub> + 0.3	٧	
Input low voltage	V <sub>IL</sub>	- 0.3	MV <sub>REF</sub> - 0.125	V	

**Table 3-13.** DDR2 SDRAM DC Electrical Characteristics for  $GV_{DD}(typ) = 1.8V$  (Continued)

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current	I <sub>oz</sub>	- 50	50	μA	(4)
Output high current (V <sub>OUT</sub> = 1.420V)	I <sub>OH</sub>	- 13.4	_	mA	
Output low current (V <sub>OUT</sub> = 0.280V)	I <sub>OL</sub>	13.4	-	mA	

Note:

- GV<sub>DD</sub> is expected to be within 50 mV of the DRAM GV<sub>DD</sub> at all times.
- MV<sub>REF</sub> is expected to be equal to 0.5 × GV<sub>DD</sub>, and to track GV<sub>DD</sub> DC variations as measured at the receiver. Peak-to-peak noise on MV<sub>REF</sub> may not exceed ±2% of the DC value.
- 3.  $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to  $MV_{REF}$ . This rail should track variations in the DC level of  $MV_{REF}$ .
- 4. Output leakage is measured with all outputs disabled,  $0V \le V_{OUT} \le GV_{DD}$ .

Table 3-14 provides the DDR capacitance when  $GV_{DD}(typ) = 1.8V$ .

**Table 3-14.** DDR2 SDRAM Capacitance for  $GV_{DD}(typ) = 1.8V$ 

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C <sub>IO</sub>	6	8	pF	(1)
Delta input/output capacitance: DQ, DQS, DQS	C <sub>DIO</sub>	-	0.5	pF	(1)

Note:

1. This parameter is sampled.  $GV_{DD} = 1.8V \pm 0.090V$ , f = 1 MHz,  $T_A = 25^{\circ}$  C,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2V.

Table 3-15 provides the recommended operating conditions for the DDR SDRAM component(s) when  $GV_{DD}(typ) = 2.5V$ .

**Table 3-15.** DDR SDRAM DC Electrical Characteristics for  $GV_{DD}$  (typ) = 2.5V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	2.375	2.625	V	(1)
I/O reference voltage	MV <sub>REF</sub>	$0.49 \times \text{GV}_{\text{DD}}$	0.51 × GV <sub>DD</sub>	V	(2)
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> - 0.04	MV <sub>REF</sub> + 0.04	V	(3)
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.15	GV <sub>DD</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> - 0.15	V	
Output leakage current	l <sub>oz</sub>	<b>–</b> 50	50	μA	(4)
Output high current (V <sub>OUT</sub> = 1.95V)	I <sub>OH</sub>	-16.2	_	mA	
Output low current (V <sub>OUT</sub> = 0.35V)	I <sub>OL</sub>	16.2	_	mA	

Note:

- GV<sub>DD</sub> is expected to be within 50 mV of the DRAM GV<sub>DD</sub> at all times.
- 2.  $MV_{REF}$  is expected to be equal to  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed  $\pm 2\%$  of the DC value.
- 3.  $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to  $MV_{REP}$ . This rail should track variations in the DC level of  $MV_{REP}$ .
- Output leakage is measured with all outputs disabled, 0V ≤V<sub>OUT</sub> ≤GV<sub>DD</sub>.

Table 3-16 provides the DDR capacitance when  $GV_{DD}$  (typ) = 2.5V.

**Table 3-16.** DDR SDRAM Capacitance for  $GV_{DD}$  (typ) = 2.5V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS	C <sub>IO</sub>	6	8	pF	(1)
Delta input/output capacitance: DQ, DQS	C <sub>DIO</sub>	_	0.5	pF	(1)

Note: 1. This parameter is sampled.  $GV_{DD} = 2.5V \pm 0.125V$ , f = 1 MHz,  $T_A = 25^{\circ}$  C,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2V.

Table 3-17 provides the current draw characteristics for MV<sub>REF</sub>.

**Table 3-17.** Current Draw Characteristics for MV<sub>REF</sub>

Parameter/Condition	Symbol	Min	Max	Unit	Note
Current draw for MV <sub>REF</sub>	I <sub>MVREF</sub>	_	500	μΑ	(1)

Note: 1. The voltage regulator for  $MV_{REF}$  must be able to supply up to 500  $\mu A$  current.

#### 3.6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR/DDR2 SDRAM interface.

#### 3.6.2.1 DDR SDRAM Input AC Timing Specifications

Table 3-18 provides the input AC timing specifications for the DDR2 SDRAM when  $GV_{DD}(typ) = 1.8V$ .

**Table 3-18.** DDR2 SDRAM Input AC Timing Specifications for 1.8V Interface (At Recommended Operating Conditions)

Parameter	Symbol	Min	Max	Unit
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> - 0.25	V
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.25	-	V

Table 3-19 provides the input AC timing specifications for the DDR SDRAM when  $GV_{DD}(typ) = 2.5V$ .

**Table 3-19.** DDR SDRAM Input AC Timing Specifications for 2.5V Interface (At Recommended Operating Conditions)

Parameter	Symbol	Symbol Min		Unit
AC input low voltage	V <sub>IL</sub>	-	MV <sub>REF</sub> - 0.31	V
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31		V

Table 3-20 provides the input AC timing specifications for the DDR SDRAM interface.

Table 3-20. DDR SDRAM Input AC Timing Specifications (At Recommended Operating Conditions)


Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS-MDQ/MECC	t <sub>CISKEW</sub>			ps	(1)(2)
533 MHz		-300	300		(3)
400 MHz		-365	365		
333 MHz		-390	390		

Notes:

- t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.
- 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called  $t_{DISKEW}$ . This can be determined by the following equation:  $t_{DISKEW} = \pm (T/4 abs(t_{CISKEW}))$  where T is the clock period and  $abs(t_{CISKEW})$  is the absolute value of  $t_{CISKEW}$ .
- 3. Maximum DDR1 frequency is 400 MHz, Minimum DDR2 frequency is 400 MHz.

Figure 3-3 shows the DDR SDRAM input timing for the MDQS to MDQ skew measurement (t<sub>DISKEW</sub>).

Figure 3-3. DDR Input Timing Diagram for t<sub>DISKEW</sub>



#### 3.6.2.2 DDR SDRAM Output AC Timing Specifications

Table 3-21. DDR SDRAM Output AC Timing Specifications (At Recommended Operating Conditions)

Parameter	Symbol <sup>(1)</sup>	Min	Max	Unit	Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing	t <sub>MCK</sub>	3	10	ns	(2)
MCK duty cycle 533 MHz 400 MHz 333 MHz	t <sub>MCKH</sub> /t <sub>MCK</sub>	47 47 47	53 53 53	%	(8)
ADDR/CMD output setup with respect to MCK 533 MHz 400 MHz 333 MHz	t <sub>DDKHAS</sub>	1.48 1.95 2.40		ns	(3)
ADDR/CMD output hold with respect to MCK 533 MHz 400 MHz 333 MHz	t <sub>DDKHAX</sub>	1.48 1.95 2.40	1 1	ns	(3) (7)
MCS[n] output setup with respect to MCK 533 MHz 400 MHz 333 MHz	t <sub>DDKH</sub> CS	1.48 1.95 2.40	- - -	ns	(3)
MCS[n] output hold with respect to MCK 533 MHz 400 MHz 333 MHz	t <sub>DDKHCX</sub>	1.48 1.95 2.40	- - -	ns	(3) (7)
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	(4)
MDQ/MECC/MDM output setup with respect to MDQS 533 MHz 400 MHz 333 MHz	t <sub>DDKHDS</sub> , t <sub>DDKLDS</sub>	590 700 900		ps	(5) (7)
MDQ/MECC/MDM output hold with respect to MDQS 533 MHz 400 MHz 333 MHz	t <sub>DDKHDX</sub> , t <sub>DDKLDX</sub>	590 700 900	- - -	ps	(5) (7)
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5 \times t_{MCK} - 0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	(6)
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	(6)

- Notes: 1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, tDDKHAS symbolizes DDR timing (DD) for the time tMCK memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, tddkldx symbolizes DDR timing (DD) for the time tMck memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
  - 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1V.
  - 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.

- 4. Note that tddkhmh follows the symbol conventions described in note 1. For example, tddkhmh describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). tddkhmh can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This will typically be set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the PC8610 Integrated Host Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that tddkhmp follows the symbol conventions described in note 1.
- 7. Maximum DDR1 frequency is 400 MHz, Minimum DDR2 frequency is 400 MHz.
- 8. Per the JEDEC spec the DDR2 duty cycle at 400 and 533 MHz is the low and high cycle time values.

Note: For the ADDR/CMD setup and hold specifications in Table 3-21 on page 27, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle.

Figure 3-4 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).

Figure 3-4. Timing Diagram for t<sub>DDKHMH</sub>




Figure 3-5 shows the DDR SDRAM output timing diagram.

Figure 3-5. DDR SDRAM Output Timing Diagram





Figure 3-6 provides the AC test load for the DDR bus.

Figure 3-6. DDR AC Test Load



### 3.7 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the PC8610.

#### 3.7.1 Local Bus DC Electrical Characteristics

Table 3-22 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 3.3V$ .

**Table 3-22.** Local Bus DC Electrical Characteristics ( $BV_{DD} = 3.3V DC$ )

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	BV <sub>DD</sub> + 0.3	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = BV_{DD})$	I <sub>IN</sub>	I	± 5	μΑ
High-level output voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	BV <sub>DD</sub> – 0.2	-	V
Low-level output voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	-	0.2	V

Note:

 The symbol V<sub>IN</sub>, in this case, represents the BV<sub>IN</sub> symbol referenced in Table 3-1 on page 14 and Table 3-2 on page 15.

Table 3-23 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 2.5V$  DC.

**Table 3-23.** Local Bus DC Electrical Characteristics ( $BV_{DD} = 2.5V DC$ )

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	1.70	BV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.7	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = BV_{DD})$	I <sub>IN</sub>	-	±15	μΑ
High-level output voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = -1 mA)	V <sub>OH</sub>	2.0	_	٧
Low-level output voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)	V <sub>OL</sub>	-	0.4	V

Note:

 The symbol V<sub>IN</sub>, in this case, represents the BV<sub>IN</sub> symbol referenced in Table 3-1 on page 14 and Table 3-2 on page 15.

Table 3-24 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 1.8V$ 

**Table 3-24.** Local Bus DC Electrical Characteristics (BV<sub>DD</sub> = 1.8V DC)

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	1.3	BV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = BV_{DD})$	I <sub>IN</sub>	-	±15	μΑ
High-level output voltage $(BV_{DD} = min, I_{OH} = -1 mA)$	V <sub>OH</sub>	1.42	_	V
Low-level output voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)	V <sub>OL</sub>	-	0.2	V

Note: 1. The symbol V<sub>IN</sub>, in this case, represents the BV<sub>IN</sub> symbol referenced in Table 3-1 on page 14 and Table 3-2 on page 15.

### 3.7.2 Local Bus AC Electrical Specifications

Table 3-25 describes the general timing parameters of the local bus interface at  $BV_{DD} = 3.3V$ . For information about the frequency range of local bus see Section 4.1.1 "Clock Ranges" on page 70.

**Table 3-25.** Local Bus Timing Parameters ( $BV_{DD} = 3.3V$ , 2.5V and 1.8V)

Parameter	Symbol <sup>(1)</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5	_	ns	
Local bus duty cycle	t <sub>LBKH</sub> /t <sub>LBK</sub>	45	55	%	
LCLK[n] skew to LCLK[m]	t <sub>LBKSKEW</sub>	ı	100	ps	(2)(7)
Input setup to local bus clock (except LGTA/LUPWAIT)	t <sub>LBIVKH1</sub>	4.5	_	ns	(3)(4)
LGTA/LUPWAIT input setup to local bus clock	t <sub>LBIVKL2</sub>	4.3	_	ns	(3)(4)
Input hold from local bus clock (except LGTA/LUPWAIT)	t <sub>LBIXKH1</sub>	-	0.8	ns	(3)(4)
LGTA/LUPWAIT input hold from local bus clock	t <sub>LBIXKL2</sub>	ı	0.7	ns	(3)(4)
LALE output transition to LAD/LDP output transition (LATCH hold time)	t <sub>LBOTOT</sub>	0.75	_	ns	(5)
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKLOV1</sub>	-	1.1	ns	
Local bus clock to data valid for LAD/LDP	t <sub>LBKLOV2</sub>	_	1.2	ns	(3)
Local bus clock to address valid for LAD, and LALE	t <sub>LBKLOV3</sub>	ı	1.2	ns	(3)
Local bus clock to LALE assertion	t <sub>LBKLOV4</sub>	_	1.4	ns	
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKLOX1</sub>	-0.6	_	ns	(3)

**Table 3-25.** Local Bus Timing Parameters (BV<sub>DD</sub> = 3.3V, 2.5V and 1.8V) (Continued)

Parameter	Symbol <sup>(1)</sup>	Min	Max	Unit	Notes
Output hold from local bus clock for LAD/LDP	t <sub>LBKLOX2</sub>	-0.6	_	ns	(3)
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t <sub>LBKLOZ1</sub>	-	2.5	ns	(6)
Local bus clock to output high Impedance for LAD/LDP	t <sub>LBKLOZ2</sub>	_	2.5	ns	(6)

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(First two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured
  between complementary signals at BV<sub>DD</sub>/2. Skew number is valid only when LCLK[m] and LCLK[n]
  have the same load.
- 3. All signals are measured from  $BV_{DD}/2$  of the edge of local bus clock to  $0.4 \times BV_{DD}$  of the signal in question for 3.3V signaling levels.
- 4. Input timings are measured at the pin.
- The value of t<sub>LBOTOT</sub> is the measurement of the minimum time between the negation of LALE and any change in LAD.
- 6. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 7. Guaranteed by design.

Figure 3-7 provides the AC test load for the local bus.

Figure 3-7. Local Bus AC Test Load




Figure 3-8 to Figure 3-10 on page 35 show the local bus signals.

Note: Output signals are latched at the falling edge of LCLK and input signals are captured at the rising edge of LCLK, with the exception of the LGTA/LUPWAIT signal, which is captured at the falling edge of LCLK.

Figure 3-8. Local Bus Signals





Figure 3-9. Local Bus Signals, GPCM/UPM/FCM Signals for LCRR[CLKDIV] = 2 (clock ratio of 4)






Figure 3-10. Local Bus Signals, GPCM/UPM/FCM Signals for LCRR[CLKDIV] = 4 or 8 (clock ratio of 8 or 16)

### 3.8 Display Interface Unit

This section describes the DIU DC and AC electrical specifications.

### 3.8.1 DIU DC Electrical Characteristics

Table 3-26 provides the DIU DC electrical characteristics.

Table 3-26. DIU DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
Input current (V <sub>IN</sub> <sup>(1)</sup> = 0V or V <sub>IN</sub> = V <sub>DD</sub>	I <sub>IN</sub>	_	±5	μΑ
High-level output voltage (OV <sub>DD</sub> = min, $I_{OH}$ = -100 $\mu$ A)	$V_{OH}$	OV <sub>DD</sub> - 0.2	-	V
Low-level output voltage (OV <sub>DD</sub> = min, $I_{OL}$ = 100 $\mu$ A)	V <sub>OL</sub>	-	0.2	V

Note: 1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 3-1 on page 14 and Table 3-2 on page 15.

### 3.8.2 DIU AC Timing Specifications

Figure 3-11 depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and the data. All parameters shown in the diagram are programmable. This timing diagram corresponds to positive polarity of the DIU\_CLK\_OUT signal and active-high polarity of the DIU\_HSYNC, DIU\_VSYNC and DIU\_DE signals. By default, all control signals and the display data are generated at the rising edge of the internal pixel clock, and the DIU\_CLK\_OUT output to drive the panel has the same polarity with the internal pixel clock. User can select the polarity of the DIU\_HSYNC and DIU\_VSYNC signal (via the SYN\_POL register), whether active-high or active-low, the default is active-high. The DIU\_DE signal is always active-high.

Figure 3-11. TFT DIU/LCD Interface Timing Diagram - Horizontal Sync Pulse




Figure 3-12 depicts the vertical timing (timing of one frame), including both the vertical sync pulse and the data. All parameters shown in the diagram are programmable.




Figure 3-12. TFT DIU/LCD Interface Timing Diagram - Vertical Sync Pulse

Table 3-27 shows timing parameters of signals presented in Figure 3-11 on page 36 and Figure 3-12 on page 37.

Parameter		Symbol	Value				
Table 3-27.	DIO Interface	DIO Interface AC Timing Parameters - Pixel Level					

Parameter	Symbol	Value	Unit	Notes
Display Pixel Clock Period	T <sub>PCP</sub>	7.5 (minimum)	ns	(1)(2)
HSYNC Width	T <sub>PWH</sub>	PW_H * T <sub>PCP</sub>	ns	
HSYNC Back Porch Width	T <sub>BPH</sub>	BP_H * T <sub>PCP</sub>	ns	
HSYNC Front Porch Width	T <sub>FPH</sub>	FP_H * T <sub>PCP</sub>	ns	
Screen Width	T <sub>SW</sub>	DELTA_X * T <sub>PCP</sub>	ns	
HSYNC (Line) Period	T <sub>HSP</sub>	(PW_H + BP_H + DELTA_X + FP_H) * T <sub>PCP</sub>	ns	
VSYNC Width	T <sub>PWV</sub>	PW_V * T <sub>HSP</sub>	ns	
HSYNC Back Porch Width	T <sub>BPV</sub>	BP_V * T <sub>HSP</sub>	ns	
HSYNC Front Porch Width	T <sub>FPV</sub>	FP_V * T <sub>HSP</sub>	ns	
Screen Height	T <sub>SH</sub>	DELTA_Y * T <sub>HSP</sub>	ns	
VSYNC (Frame) Period	T <sub>VSP</sub>	(PW_V + BP_V + DELTA_Y + FP_H) * T <sub>HSP</sub>	ns	


1. Display interface pixel clock period immediate value (in nanosecond).

2. Display Pixel Clock Frequency must also be less than or equal to 1/3 the Platform clock.

The DELTA\_X and DELTA\_Y parameters are programmed via the DISP\_SIZE register; The PW\_H, BP\_H, and FP\_H parameters are programmed via the HSYN\_PARA register; And the PW\_V, BP\_V and FP\_V parameters are programmed via the VSYN\_PARA register.

Figure 3-13 depicts the synchronous display interface timing for access level, and Table 3-28 lists the timing parameters.

Figure 3-13. LCD Interface Timing Diagram - Access Level



Note: The DIU\_OUT\_CLK edge and phase delay is selectable via the Global Utilities CKDVDR register.

Table 3-28. LCD Interface Timing Parameters - Access Level

Parameter	Symbol	Min	Тур	Max	Unit
LCD Interface Pixel Clock High Time	t <sub>CKH</sub>	0.35*T <sub>PCP</sub>	0.5*T <sub>PCP</sub>	0.65*T <sub>PCP</sub>	ns
LCD Interface Pixel Clock Low Time	t <sub>CKL</sub>	0.35*T <sub>PCP</sub>	0.5*T <sub>PCP</sub>	0.65*T <sub>PCP</sub>	ns
LCD interface Pixel Clock to ouput valid	t <sub>DIUKHOV</sub>	-	-	2	ns
LCD interface output hold from Pixel Clock	t <sub>DIUKHOX</sub>	T <sub>PCP</sub> - 2	_	_	ns

## 3.9 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the PC8610.

#### 3.9.1 I<sup>2</sup>C DC Electrical Characteristics

Table 3-45 provides the DC electrical characteristics for the I<sup>2</sup>C interfaces.

**Table 3-29.** I<sup>2</sup>C DC Electrical Characteristics (At Recommended Operating Conditions with  $OV_{DD}$  of 3.3V  $\pm$  5%)

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7 \times \text{OV}_{\text{DD}}$	OV <sub>DD</sub> +0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	0.3 .OV <sub>DD</sub>	V	
Low level output voltage	V <sub>OL</sub>	0	0.2 .OV <sub>DD</sub>	V	(1)
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	(2)
Input current each I/O pin (input voltage is between 0.1 $\times$ OV $_{\rm DD}$ and 0.9 $\times$ OV $_{\rm DD}$ (max)	I <sub>1</sub>	-10	10	μΑ	(3)
Capacitance for each I/O pin	Cı	_	10	pF	

Notes:

- 1. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 2. Refer to the PC8610 Integrated Host Processor Reference Manual for information on the digital filter used.
- 3. I/O pins will obstruct the SDA and SCL lines if  $OV_{DD}$  is switched off.

#### 3.9.2 I<sup>2</sup>C AC Electrical Specifications

Table 3-30 provides the AC timing parameters for the I<sup>2</sup>C interfaces.

Table 3-30. I<sup>2</sup>C AC Electrical Specifications (All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels. See Table 3-29).

Parameter	Symbol <sup>(1)</sup>	Min	Max	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub> (5)	1.3	-	μs
High period of the SCL clock	t <sub>I2CH</sub> <sup>(5)</sup>	0.6	_	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub> <sup>(5)</sup>	0.6	-	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub> <sup>(5)</sup>	0.6	-	μs
Data setup time	t <sub>I2DVKH</sub> <sup>(5)</sup>	100	_	ns
Data input hold time: - CBUS compatible masters - I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	_ O <sup>(2)</sup>	- -	μs
Data ouput delay time	t <sub>I2OVKL</sub>	ı	0.9(3)	μs
Rise time of both SDA and SCL signals	t <sub>I2CR</sub>	20 + 0.1 C <sub>B</sub> <sup>(4)</sup>	300	ns
Fall time of both SDA and SCL signals	t <sub>l2CF</sub>	20 + 0.1 C <sub>B</sub> <sup>(4)</sup>	300	ns
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	-	μs
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	$V_{NL}$	$0.1 \times \text{OV}_{\text{DD}}$	-	٧
Noise margin at the HIGH level for each connected device (including hysteresis)	$V_{NH}$	$0.2 \times \text{OV}_{\text{DD}}$	_	V

- Notes: 1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>12DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>12SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>12C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>12PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
  - 2. As a transmitter, the PC8610 provides a delay time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of Start or Stop condition. When PC8610 acts as the I<sup>2</sup>C bus master while transmitting, PC8610 drives both SCL and SDA. As long as the load on SCL and SDA are balanced, PC8610 would not cause unintended generation of Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for PC8610 as transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I<sup>2</sup>C SCL clock frequency and SDA output delay time are achieved, assuming that the desired I<sup>2</sup>C SCL clock frequency is 400 KHz and the Digital Filter Sampling Rate Register (I2CDFSRR) is programmed with its default setting of 0x10 (decimal 16):

I<sup>2</sup>C Source Clock Frequency 400 MHz 333 MHz 266 MHz 533 MHz FDR Bit Setting 0x0A 0x07 0x2A 0x05 Actual FDR Divider Selected 1536 1024 896 704 Actual I<sup>2</sup>C SCL Frequency Generated 347 KHz 391 KHz 371 KHz 378 KHz

For the detail of I<sup>2</sup>C frequency calculation, refer to the application note AN2919 "Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL". Note that the I<sup>2</sup>C Source Clock Frequency is equal to the MPX clock frequency for PC8610.

- The maximum t<sub>I2DXKL</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- C<sub>B</sub> = capacitance of one bus line in pF.
- 5. Guaranteed by design.

Figure 3-14 provides the AC test load for the I<sup>2</sup>C

Figure 3-14. I<sup>2</sup>C AC test load





Figure 3-15 shows the AC timing diagram for the I<sup>2</sup>C bus.

Figure 3-15. I<sup>2</sup>C Bus AC Timing Diagram



### **3.10 DUART**

This section describes the DC and AC electrical specifications for the DUART interface of the PC8610.

### 3.10.1 DUART DC Electrical Characteristics

Table 3-31 provides the DC electrical characteristics for the DUART interface.

Table 3-31. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>	-	±5	μΑ
High-level output voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = -100 μA)	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	-	V
Low-level output voltage $(OV_{DD} = min, I_{OL} = 100 \mu A)$	V <sub>OL</sub>	-	0.2	V

#### 3.10.2 **DUART AC Electrical Specifications**

Table 3-32 provides the AC timing parameters for the DUART interface.

Table 3-32. **DUART AC Timing specifications** 

Parameter	Value	Unit	Notes
Minimum baud rate	Platform clock/1,048,576	baud	(1)
Maximum baud rate	Platform clock/16	baud	(1)(2)
Oversample rate	16	-	(1)(3)

- Notes: 1. Guaranteed by design.
  - 2. Actual attainable baud rate will be limited by the latency of interrupt processing.
  - 3. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

#### 3.11 Fast/Serial Infrared Interfaces (FIRI/SIRI)

The fast/serial infrared interfaces (FIRI/SIRI) implements asynchronous infrared protocols (FIR, MIR, SIR) that are defined by IrDA® (Infrared Data Association). Refer to http://www.IrDA.org for details on FIR and SIR protocols.

#### 3.12 Synchronous Serial Interface (SSI)

This section describes the DC and AC electrical specifications for the SSI interface of the PC8610.

#### 3.12.1 **SSI DC Electrical Characteristics**

Table 3-33 provides SSI DC electrical characteristics.

SSI DC Electrical Characteristics (3.3V DC)

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	BV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current (BV <sub>IN</sub> <sup>(1)</sup> = 0V or BV <sub>IN</sub> = BV <sub>DD</sub> )	I <sub>IN</sub>	_	±5	μΑ
High-level output voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	BV <sub>DD</sub> - 0.2	-	V
Low-level output voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	-	0.2	V

## 3.12.2 SSI AC Timing Specifications

All timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the following tables and figures.

For internal Frame Sync operation using external clock, the FS timing will be same as that of Tx Data.

### 3.12.2.1 SSI Transmitter Timing with Internal Clock


Table 3-34 provides the transmitter timing parameters with internal clock.

 Table 3-34.
 SSI Transmitter with Internal Clock Timing Parameters

Parameter	Symbol	Min	Max	Unit			
Internal C	lock Operation						
(Tx/Rx) CK clock period	SS1	81.4	-	ns			
(Tx/Rx) CK clock high period	SS2	36.0	-	ns			
(Tx/Rx) CK clock rise time	SS3	-	6	ns			
(Tx/Rx) CK clock low period	SS4	36.0	-	ns			
(Tx/Rx) CK clock fall time	SS5	-	6	ns			
(Tx) CK high to FS high	SS10	-	15.0	ns			
(Tx) CK high to FS low	SS12	-	15.0	ns			
(Tx/Rx) Internal FS rise time	SS14	-	6	ns			
(Tx/Rx) Internal FS fall time	SS15	-	6	ns			
(Tx) CK high to STXD valid from high impedance	SS16	-	15.0	ns			
(Tx) CK high to STXD high/low	SS17	-	15.0	ns			
(Tx) CK high to STXD high impedance	SS18	-	15.0	ns			
STXD rise/fall time	SS19	-	6	ns			
Synchronous Internal Clock Operation							
SRXD setup before (Tx) CK falling	SS42	10.0		ns			
SRXD hold after (Tx) CK falling	SS43	0	-	ns			
Loading	SS52	_	25	pF			

Figure 3-16 provides the SSI transmitter timing with internal clock.

Figure 3-16. SSI Transmitter with Internal Clock Timing Diagram



Note: SRXD Input in Synchronous mode only

## 3.12.2.2 SSI Receiver Timing with Internal Clock


Table 3-35 provides the receiver timing parameters with internal clock.

 Table 3-35.
 SSI Receiver with Internal Clock Timing Parameters

Parameter	Symbol	Min	Max	Unit
Internal Clock Operation				
(Tx/Rx) CK clock period	SS1	81.4	-	ns
(Tx/Rx) CK clock high period	SS2	36.0	_	ns
(Tx/Rx) CK clock rise time	SS3	_	6	ns
(Tx/Rx) CK clock low period	SS4	36.0	-	ns
(Tx/Rx) CK clock fall time	SS5	-	6	ns
(Rx) CK high to FS high	SS11	_	15.0	ns
(Rx) CK high to FS low	SS13	-	15.0	ns
SRXD setup time before (Rx) CK low	SS20	10.0	ı	ns
SRXD hold time after (Rx) CK low	SS21	0	-	ns

Figure 3-20 provides the SSI receiver timing with internal clock.

Figure 3-17. SSI Receiver with Internal Clock Timing Diagram



## 3.12.2.3 SSI Transmitter Timing with External Clock


Table 3-36 provides the transmitter timing parameters with external clock.

Table 3-36. SSI Transmitter with External Clock Timing Parameters

Parameter	Symbol	Min	Max	Unit
External Clock Operation				
(Tx/Rx) CK clock period	SS22	81.4	-	ns
(Tx/Rx) CK clock high period	SS23	36.0	-	ns
(Tx/Rx) CK clock rise time	SS24	-	6.0	ns
(Tx/Rx) CK clock low period	SS25	36.0	-	ns
(Tx/Rx) CK clock fall time	SS26	-	6.0	ns
(Tx) CK high to FS high	SS31	-10.0	15.0	ns
(Tx) CK high to FS low	SS33	10.0	-	ns
(Tx) CK high to STXD valid from high impedance	SS37	-	15.0	ns
(Tx) CK high to STXD high/low	SS38	-	15.0	ns
(Tx) CK high to STXD high impedance	SS39	-	15.0	ns
Synchronous External Clock Operation				
SRXD setup before (Tx) CK falling	SS44	10.0	-	ns
SRXD hold after (Tx) CK falling	SS45	2.0	-	ns
SRXD rise/fall time	SS46	_	6.0	ns

 $\begin{tabular}{ll} Figure 3-18 provides the SSI transmitter timing with external clock. \end{tabular}$ 

Figure 3-18. SSI Transmitter with External Clock Timing Diagram



Note: SRXD Input in Synchronous mode only

# 3.12.2.4 SSI Receiver Timing with External Clock


Figure 3-37 provides the receiver timing parameters with external clock.

 Table 3-37.
 SSI Receiver with External Clock Timing Parameters

Parameter	Symbol	Min	Max	Unit				
External Clock Operation	External Clock Operation							
(Tx/Rx) CK clock period	SS22	81.4	-	ns				
(Tx/Rx) CK clock high period	SS23	36.0	-	ns				
(Tx/Rx) CK clock rise time	SS24	-	6.0	ns				
(Tx/Rx) CK clock low period	SS25	36.0	_	ns				
(Tx/Rx) CK clock fall time	SS26	-	6.0	ns				
(Rx) CK high to FS high	SS32	-10.0	15.0	ns				
(Rx) CK high to FS low	SS34	10.0	_	ns				
(Tx/Rx) External FS rise time	SS35	_	6.0	ns				
(Tx/Rx) External FS fall time	SS36	-	6.0	ns				
SRXD setup time before (Rx) CK low	SS40	10.0	-	ns				
SRXD hold time after (Rx) CK low	SS41	2.0	_	ns				

Table 3-22 provides the SSI receiver timing with external clock.

Figure 3-19. SSI Receiver with External Clock Timing Diagram



### 3.13 Global Timer Module

This section describes the DC and AC electrical specifications for the Global Timer Module of the PC8610.

#### 3.13.1 GTM DC Electrical Characteristics

Table 3-38 provides the DC electrical characteristics for the PC8610 Global Timer Module pins, including GTMn\_TINn, GTMn\_TOUTn, GTMn\_TGATEn, and RTC.

Table 3-38. GTM DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current (V <sub>IN</sub> <sup>(1)</sup> = 0V or V <sub>IN</sub> = V <sub>DD</sub> )	I <sub>IN</sub>	-	±5	μΑ
High-level output voltage $(OV_{DD} = min, I_{OH} = -100 \mu A)$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	-	V
Low-level output voltage $(OV_{DD} = min, I_{OL} = 100 \mu A)$	V <sub>OL</sub>	-	0.2	V

### 3.13.2 GTM AC Timing Specifications

Table 3-39 provides the GTM input and output AC timing specifications.

**Table 3-39.** GTM Input and Output AC Timing Specifications<sup>(1)</sup>


Characteristic	Symbol <sup>(2)</sup>	Min	Unit	Notes
GTM inputs: minimum pulse width	t <sub>GTIWID</sub>	7.5	ns	(3)
GTM outputs: minimum pulse width	t <sub>GTOWID</sub>	12	ns	

Notes:

- Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by external synchronous logic. Timer inputs are required to be valid for at least  $t_{\text{GTIWID}}$  ns to ensure proper operation.
- 3. The minimum pulse width is a function of the MPX/Platform clock. The minimum pulse width must be greater than or equal to 4 times the MPX/Platform clock period.

Figure 3-20 provides the AC test load for the GTM

Figure 3-20. GTM AC Test Load



## 3.14 **GPIO**

This section describes the DC and AC electrical specifications for the GPIO of the PC8610.

#### 3.14.1 GPIO DC Electrical Characteristics

Table 3-40 provides the DC electrical characteristics for the GPIO.

Table 3-40. GPIO DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>	-	±5	μΑ
High-level output voltage (OV $_{DD}$ = min, I $_{OH}$ = -100 $\mu$ A)	V <sub>OH</sub>	OV <sub>DD</sub> – 0.2	-	٧
Low-level output voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 100 μA)	V <sub>OL</sub>	-	0.2	V

### 3.14.2 GPIO AC Timing Specifications

Table 3-41 provides the GPIO input and output AC timing specifications.

**Table 3-41.** GPIO Input and Output AC Timing Specifications<sup>(1)</sup>


Characteristic	Symbol <sup>(2)</sup>	Min	Unit	Notes
GPIO inputs: minimum pulse width	t <sub>PIWID</sub>	7.5	ns	(3)
GPIO outputs: minimum pulse width	t <sub>GTOWID</sub>	12	ns	

Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation.
- 3. The minimum pulse width is a function of the MPX/Platform clock. The minimum pulse width must be greater than or equal to 4 times the MPX/Platform clock period.

Figure 3-21 provides the AC test load for the GPIO

Figure 3-21. GPIO AC Test Load



## 3.15 Serial Peripheral Interface (SPI)

This section describes the DC and AC electrical specifications for the SPI interface of the PC8610.

#### 3.15.1 SPI DC Electrical Characteristics

Table 3-42 provides the SPI DC electrical characteristics.

Table 3-42. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>	-	±5	μΑ
High-level output voltage (OV <sub>DD</sub> = min, $I_{OH}$ = -100 $\mu$ A)	V <sub>OH</sub>	OV <sub>DD</sub> – 0.2	_	V
Low-level output voltage (OV $_{DD}$ = min, I $_{OL}$ = 100 $\mu$ A)	V <sub>OL</sub>	-	0.2	V

### 3.15.2 SPI AC Timing Specifications

Table 3-43 provides the SPI input and output AC timing specifications.

**Table 3-43.** SPI AC Timing Specifications<sup>(1)</sup>

Characteristic	Symbol <sup>(2)</sup>	Min	Max	Unit
SPI outputs valid: Master mode (internal clock) delay	t <sub>NIKHOV</sub>		1	ns
SPI outputs hold: Master mode (internal clock) delay	t <sub>NIKHOX</sub>	-0.2		ns
SPI outputs valid: Slave mode (external clock) delay	t <sub>NEKHOV</sub>		8	ns
SPI outputs hold: Slave mode (external clock) delay	t <sub>NEKHOX</sub>	2		ns
SPI inputs: Master mode (internal clock) input setup time	t <sub>NIIVKH</sub>	4		ns
SPI inputs: Master mode (internal clock) input hold time	t <sub>NIIXKH</sub>	0		ns
SPI inputs: Slave mode (external clock) input setup time	t <sub>NEIVKH</sub>	4		ns
SPI inputs: Slave mode (external clock) input hold time	t <sub>NEIXKH</sub>	2		ns

Notes: 1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

2. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>NIKHOX</sub> symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

Figure 3-22 provides the AC test load for the SPI.

Figure 3-22. SPI AC Test Load





Figure 3-23 through Figure 3-24 represent the AC timings from Table 3-43 on page 49. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 3-23 shows the SPI timings in slave mode (external clock).


Figure 3-23. SPI AC Timing in Slave Mode (External Clock) Diagram



Note: The clock edge is selectable on SPI.

Figure 3-24 shows the SPI timings in master mode (internal clock)

Figure 3-24. SPI AC Timing in Master Mode (Internal Clock) Diagram



Note: The clock edge is selectable on SPI.

### 3.16 PCI Interface

This section describes the DC and AC electrical specifications for the PCI bus interface.

#### 3.16.1 PCI DC Electrical Characteristics

Table 3-44 provides the DC electrical characteristics for the PCI interface.

**Table 3-44.** PCI DC Electrical Characteristics<sup>(1)</sup>

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{(2)} = 0V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>	-	±5	μΑ
High-level output voltage $(OV_{DD} = min, I_{OH} = -100 \mu A)$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	-	V
Low-level output voltage $(OV_{DD} = min, I_{OL} = 100 \mu A)$	V <sub>OL</sub>	-	0.2	V

Notes: 1. Ranges listed do not meet the full range of the DC specifications of the PCI 2.2 Local Bus Specifications.

#### 3.16.2 **PCI AC Electrical Specifications**

This section describes the general AC timing parameters of the PCI bus. Note that the SYSCLK signal is used as the PCI input clock. Table 3-45 provides the PCI AC timing specifications at 66 MHz.

PCI AC Timing Specifications at 66 MHz

Parameter	Symbol <sup>(1)</sup>	Min	Max	Unit	Notes
SYSCLK to output valid	t <sub>PCKHOV</sub>	1.5	7.4	ns	(2)(3)(12)
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	-	14	ns	(2)(4)(11)
Input setup to SYSCLK	t <sub>PCIVKH</sub>	3.7	-	ns	(2)(5)(10)(13)
Input hold from SYSCLK	t <sub>PCIXKH</sub>	0.8	-	ns	(2)(5)(10)(14)
REQ64 to HRESET <sup>(9)</sup> setup time	t <sub>PCRVRH</sub>	10 × t <sub>SYS</sub>	-	clocks	(6)(7)(11)
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	(7)(11)
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	-	clocks	(8)(11)

- Notes: 1. Note that the symbols used for timing specifications herein follow the pattern of  $t_{\text{(first two letters of functional)}}$  $\frac{\text{block})(\text{signal})(\text{state}) \ (\text{reference})(\text{state}) \ \text{for inputs and } t_{\text{(first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state}) \ \text{for outputs.}}{\text{For example, } t_{\text{PCIVKH}} \ \text{symbolizes PCI timing (PC)} \ \text{with respect to the time the input signals (I) reach the}}$ valid state (V) relative to the SYSCLK clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHEV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
  - 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
  - 3. All PCI signals are measured from  $OV_{DD}/2$  of the rising edge of PCI\_SYNC\_IN to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V PCI signaling levels.
  - 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
  - 5. Input timings are measured at the pin.
  - 6. The timing parameter t<sub>SYS</sub> indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see Section 4.1 "System Clocking" on page 70.
  - 7. The setup and hold time is with respect to the rising edge of HRESET.
  - 8. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI 2.2 Local Bus Specifications.
  - 9. The reset assertion timing requirement for HRESET is 100 μs.
  - 10. Guaranteed by characterization
  - 11. Guaranteed by design.
  - 12. The timing parameter  $t_{PCKHOV}$  is a minimum of 1.5 ns and a maximum of 7.4 ns rather than the minimum of 2 ns and a maximum of 6 ns in the PCI 2.3 Local Bus Specifications.
  - 13. The timing parameter t<sub>PCIVKH</sub> is a minimum of 3.7 ns rather than the minimum of 3 ns in the PCI 2.3 Local Bus Specifications.
  - 14. The timing parameter  $t_{PCIXKH}$  is a minimum of 0.8 ns rather than the minimum of 0 ns in the PCI 2.3 Local Bus Specifications.

Figure 3-25 provides the AC test load for PCI.

Figure 3-25. PCI AC Test Load




Figure 3-26 shows the PCI input AC timing conditions.

Figure 3-26. PCI Input AC Timing Measurement Conditions





Figure 3-27 shows the PCI output AC timing conditions.

Figure 3-27. PCI Output AC Timing Measurement Condition



## 3.17 High-Speed Serial Interfaces (HSSI)

The PC8610 features two Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes1 interface is dedicated for PCI Express (x1/x2/x4) data transfers. The SerDes2 interface is dedicated for PCI Express (x1/x2/x4/x8) data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

#### 3.17.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 3-28 on page 54 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows waveform for either a transmitter output (SD $n_TX$ ) and SD $n_TX$ ) or a receiver input (SD $n_TX$ ). Each signal swings between A volts and B volts where A > B.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

#### 1. Single-ended swing

The transmitter output signals and the receiver input signals  $SDn_TX$ ,  $\overline{SDn_TX}$ ,  $SDn_RX$ , and  $\overline{SDn_RX}$  each have a peak-to-peak swing of A – B volts. This is also referred as each signal wire's single-ended swing.

2. Differential output voltage, V<sub>OD</sub> (or differential output swing):

The differential output voltage (or swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SDn\_TX} - V_{\overline{SDn\_TX}}$ . The  $V_{OD}$  value can be either positive or negative.

3. Differential input voltage, V<sub>ID</sub> (or differential input swing):

The differential input voltage (or swing) of the receiver,  $V_{ID}$ , is defined as the difference of the two complimentary input voltages:  $V_{SDn\_RX} - V_{\overline{SDn\_RX}}$ . The  $V_{ID}$  value can be either positive or negative.

4. Differential peak voltage, V<sub>DIFFD</sub>

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak voltage,  $V_{DIFFo} = IA - BI$  volts.

5. Differential peak-to-peak, V<sub>DIFFp-p</sub>

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A - B to -(A - B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage,  $V_{DIFFp-p} = 2 * V_{DIFFp} = 2 * I(A - B)I$  volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as  $V_{TX-DIFFp-p} = 2 * IV_{OD}I$ .


### 6. Differential waveform

The differential waveform is constructed by subtracting the inverting signal ( $\overline{SDn_TX}$ , for example) from the noninverting signal ( $SDn_TX$ , for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to Figure 3-37 on page 60 as an example for differential waveform.

### 7. Common mode voltage, V<sub>cm</sub>

The common mode voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output,  $V_{cm_out} = (V_{SDn_TX} + V_{\overline{SDn_TX}})/2 = (A + B)/2$ , which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It's also referred as the DC offset in some occasion.

Figure 3-28. Differential Voltage Definitions for Transmitter or Receiver



To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and  $\overline{\text{TD}}$ , has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or  $\overline{\text{TD}}$ ) is 500 mV p-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V<sub>OD</sub>) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV, in other words, V<sub>OD</sub> is 500 mV in one phase and –500 mV in the other phase. The peak differential voltage (V<sub>DIFFp</sub>) is 500 mV. The peak-to-peak differential voltage (V<sub>DIFFp-p</sub>) is 1000 mV p-p.

#### 3.17.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD*n*\_REF\_CLK and SD*n*\_REF\_CLK for PCI Express.

The following sections describe the SerDes reference clock requirements and some application information.


#### 3.17.2.1 SerDes Reference Clock Receiver Characteristics

Figure 3-29 on page 55 shows a receiver reference diagram of the SerDes reference clocks.

- The supply voltage requirements for XnV<sub>DD</sub> are specified in Table 3-1 and Table 3-2 on page 15.
- SerDes reference clock receiver reference circuit structure
  - The SDn\_REF\_CLK and SDn\_REF\_CLK are internally AC-coupled differential inputs as shown in Figure 3-29 on page 55. Each differential clock input (SDn\_REF\_CLK or SDn\_REF\_CLK) has a 50Ω termination to SGND followed by on-chip AC-coupling.
  - The external reference clock driver must be able to drive this termination.
  - The SerDes reference clock input can be either differential or single-ended. Refer to the differential mode and single-ended mode description below for further detailed requirements.
- The maximum average current requirement that also determines the common mode voltage range
  - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the following bullet for more detail), since the input is AC-coupled on-chip.

- This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V/50 = 8 mA) while the minimum common mode input level is 0.1 V above SGND. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 to 16 mA (0–0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
- If the device driving the SDn\_REF\_CLK and  $\overline{\text{SDn}}_{\text{REF}}$ \_CLK inputs cannot drive 50 $\Omega$  to SGND DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.
- The input amplitude requirement
  - This requirement is described in detail in the following sections.

Figure 3-29. Receiver of SerDes Reference Clocks



#### 3.17.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the PC8610 SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- Differential mode
  - The input amplitude of the differential clock must be between 400 and 1600 mV differential peak-peak (or between 200 and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DCor AC-coupled connection.
  - For external DC-coupled connection, as described in Section 3.17.2.1 "SerDes Reference Clock Receiver Characteristics" on page 54 the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV. Figure 3-30 on page 56 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
  - For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND). Figure 3-31 on page 56 shows the SerDes reference clock input requirement for AC-coupled connection scheme.

- Single-ended mode
  - The reference clock can also be single-ended. The SDn\_REF\_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-peak (from V<sub>min</sub> to V<sub>max</sub>) with SDn\_REF\_CLK either left unconnected or tied to ground.
  - The SDn\_REF\_CLK input average voltage must be between 200 and 400 mV. Figure 3-32 on page 56 shows the SerDes reference clock input requirement for single-ended signaling mode.
  - To meet the input amplitude requirement, the reference clock inputs might need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase (SDn\_REF\_CLK) through the same source impedance as the clock input (SDn\_REF\_CLK) in use.

Figure 3-30. Differential Reference Clock Input DC Requirements (External DC-Coupled)




Figure 3-31. Differential Reference Clock Input DC Requirements (External AC-Coupled)





Figure 3-32. Single-Ended Reference Clock Input DC Requirements



#### 3.17.2.3 Interfacing With Other Differential Signaling Levels

- With on-chip termination to SGND, the differential reference clocks inputs are HCSL (high-speed current steering logic) compatible DC-coupled.
- Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be
  used but may need to be AC-coupled due to the limited common mode input range allowed (100 to
  400 mV) for DC-coupled connection.
- LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.

Note: Figure 3-33 to Figure 3-36 on page 59 are for conceptual reference only. Due to the fact that clock driver chip's internal structure, output impedance and termination requirements are different between various clock driver chip manufacturers, it is very possible that the clock circuit reference designs provided by clock driver chip vendor are different from what is shown below. They might also vary from one vendor to the other. Therefore, e2v can neither provide the optimal clock driver reference circuits nor guarantee the correctness of the following clock driver connection reference circuits. The system designer is recommended to contact the selected clock driver chip vendor for the optimal reference circuits with the PC8610 SerDes reference clock receiver requirement provided in this document.

Figure 3-33 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC levels of the clock driver chip is compatible with PC8610 SerDes reference clock input's DC requirement.

Figure 3-33. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)




Figure 3-34 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock driver's common mode voltage is higher than the PC8610 SerDes reference clock input's allowed range (100 to 400 mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features  $50\Omega$  termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.

Figure 3-34. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)




Figure 3-35 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with PC8610 SerDes reference clock input's DC requirement, AC-coupling has to be used. Figure 3-35 assumes that the LVPECL clock driver's output impedance is  $50\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from 140 to  $240\Omega$  depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's  $50\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the PC8610 SerDes reference clock's differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output's differential peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, which requires R2 =  $25\Omega$  Please consult clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.

Figure 3-35. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)





Figure 3-36 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with PC8610 SerDes reference clock input's DC requirement.

Figure 3-36. Single-Ended Connection (Reference Only)



#### 3.17.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycleto-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise occurs in the 1-15 MHz range. The source impedance of the clock driver should be  $50\Omega$  to match the transmission line and reduce reflections which are a source of noise to the system.

Table 3-46 describes some AC parameters common to PCI Express protocols.

Table 3-46. SerDes Reference Clock Common AC Parameters (At Recommended Operating Conditions with X1V<sub>DD</sub> or  $X2V_{DD} = 1.0 \text{ V} \pm 5\%$  and  $1.025 \text{ V} \pm 5\%$ )

Parameter	Symbol	Min	Max	Unit	Notes
Rising Edge Rate	Rise Edge Rate	1.0	4.0	V/ns	(2)(3)
Falling Edge Rate	Fall Edge Rate	1.0	4.0	V/ns	(2)(3)
Differential Input High Voltage	V <sub>IH</sub>	+200		mV	(2)
Differential Input Low Voltage	V <sub>IL</sub>	_	-200	mV	(2)
Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching	Rise-Fall Matching	_	20	%	(1)(4)

- Notes: 1. Measurement taken from single ended waveform.
  - 2. Measurement taken from differential waveform.
  - 3. Measured from -200 to +200 mV on the differential waveform (derived from SDn\_REF\_CLK minus SDn\_REF\_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 3-37 on page 60.
  - 4. Matching applies to rising edge rate for SDn\_REF\_CLK and falling edge rate for SDn\_REF\_CLK. It is measured using a 200 mV window centered on the median cross point where SDn\_REF\_CLK rising meets  $\overline{\text{SD}n}$ \_REF\_CLK falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The rise edge rate of SDn\_REF\_CLK should be compared to the fall edge rate of SDn\_REF\_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 3-38 on page 60.

Figure 3-37. Differential Measurement Points for Rise and Fall Time





Figure 3-38. Single-Ended Measurement Points for Rise and Fall Time Matching




The other detailed AC requirements of the SerDes reference clocks is defined by each interface protocol based on application usage. Refer to the following sections for detailed information:

Section 3.18.2 "AC Requirements for PCI Express SerDes Clocks" on page 61.

#### 3.17.3 SerDes Transmitter and Receiver Reference Circuits

Figure 3-39 shows the reference circuits for SerDes data lane's transmitter and receiver.

Figure 3-39. SerDes Transmitter and Receiver Reference Circuits



The DC and AC specification of SerDes data lanes are defined in each interface protocol section below (PCI Express) in this document based on the application usage:"

• Section 3.18 "PCI Express" on page 61

Note that external AC Coupling capacitor is required for the above serial transmission protocols with the capacitor value defined in specification of each protocol section.

## 3.18 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the PC8610.

### 3.18.1 DC Requirements for PCI Express SDn\_REF\_CLK and SDn\_REF\_CLK

For more information, see Section 3.17.2 "SerDes Reference Clocks" on page 54.

# 3.18.2 AC Requirements for PCI Express SerDes Clocks

Table 3-47 lists AC requirements.

**Table 3-47.** SDn\_REF\_CLK and  $\overline{\text{SD}n}$ \_REF\_CLK AC Requirements

Symbol	Parameter Description	Min	Typical	Max	Units
t <sub>REF</sub>	REFCLK cycle time	-	10	-	ns
t <sub>REFCJ</sub>	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles			100	ps
t <sub>REFPJ</sub>	Phase jitter. Deviation in edge location with respect to mean edge location	-50	_	50	ps

### 3.18.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a  $\pm$  300 ppm tolerance.

#### 3.18.4 Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the Transport and Data Link layer please use the PCI Express Base Specification. Rev. 1.0a document.

#### 3.18.4.1 Differential Transmitter (TX) Output

Table 3-48 defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Table 3-48. Differential Transmitter (TX) Output Specifications

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note (1).
$V_{TX-DIFFp-p}$	Differential Peak-to- Peak Output Voltage	0.8		1.2	V	V <sub>TX-DIFFp-p</sub> = 2*IV <sub>TX-D+</sub> - V <sub>TX-D-</sub> I. See Note <sup>(2)</sup> .
V <sub>TX-DE-RATIO</sub>	De- Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note $^{(2)}$ .
T <sub>TX-EYE</sub>	Minimum TX Eye Width	0.70			UI	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - TTX-EYE = 0.3 UI.$ See Notes <sup>(2)</sup> and <sup>(3)</sup> .
T <sub>TX-EYE-MEDIAN-to-MAX-</sub> JITTER	Maximum time between the jitter median and maximum deviation from the median.			0.15	UI	Jitter is defined as the measurement variation of the crossing points (V <sub>TX-DIFFp-p</sub> = 0V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes <sup>(2)</sup> and <sup>(3)</sup> .

 Table 3-48.
 Differential Transmitter (TX) Output Specifications (Continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
T <sub>TX-RISE</sub> , T <sub>TX-FALL</sub>	D+/D- TX Output Rise/Fall Time	0.125			UI	See Notes <sup>(2)</sup> and <sup>(5)</sup>
V <sub>TX-CM-ACp</sub>	RMS AC Peak Common Mode Output Voltage			20	mV	$\begin{split} V_{\text{TX-CM-ACp}} &= \text{RMS}( V_{\text{TXD+}} - V_{\text{TXD-}} /2 - V_{\text{TX-CM-DC}}) \\ V_{\text{TX-CM-DC}} &= DC_{\text{(avg)}} \text{ of }  V_{\text{TX-D+}} - V_{\text{TX-D-}} /2 \text{ See Note } ^{(2)} \end{split}$
V <sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>	Absolute Delta of DC Common Mode Voltage During LO and Electrical Idle	0		100	mV	$\begin{split} & V_{\text{TX-CM-DC (during LO)}} - V_{\text{TX-CM-Idle-DC (During Electrical Idle)}}  <= 100 \text{ mV} \\ &V_{\text{TX-CM-DC}} = DC_{\text{(avg)}} \text{ of }  V_{\text{TX-D+}} - V_{\text{TX-D-}}  / 2 \text{ [LO]} \\ &V_{\text{TX-CM-Idle-DC}} = DC_{\text{(avg)}} \text{ of }  V_{\text{TX-D+}} - V_{\text{TX-D-}}  / 2 \text{ [Electrical Idle]} \\ &\text{See Note} \endaligned (2). \end{split}$
V <sub>TX-CM-DC-LINE-DELTA</sub>	Absolute Delta of DC Common Mode between D+ and D-	0		25	mV	$\begin{split} & V_{TX\text{-CM-DC-D+}} - V_{TX\text{-CM-DC-D-}}  <= 25 \text{ mV} \\ &V_{TX\text{-CM-DC-D+}} = DC_{(avg)} \text{ of }  V_{TX\text{-D+}}  \\ &V_{TX\text{-CM-DC-D-}} = DC_{(avg)} \text{ of }  V_{TX\text{-D-}}  \\ &\text{See Note} \ ^{(2)}. \end{split}$
$V_{TX\text{-}IDLE\text{-}DIFFp}$	Electrical Idle differential Peak Output Voltage	0		20	mV	$V_{TX-IDLE-DIFFp} = IV_{TX-IDLE-D+} - V_{TX-IDLE-D}$ . $I <= 20 \text{ mV}$ . See Note $I^{(2)}$ .
V <sub>TX-RCV-DETECT</sub>	The amount of voltage change allowed during Receiver Detection			600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note <sup>(6)</sup> .
$V_{TX\text{-}DC\text{-}CM}$	The TX DC Common Mode Voltage	0		3.6	٧	The allowed DC Common Mode voltage under any conditions. See Note <sup>(6)</sup> .
I <sub>TX-SHORT</sub>	TX Short Circuit Current Limit			90	mA	The total current the Transmitter can provide when shorted to its ground
T <sub>TX-IDLE-MIN</sub>	Minimum time spent in Electrical Idle	50			UI	Minimum time a Transmitter must be in Electrical Idle Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set
T <sub>TX-IDLE-SET-TO-IDLE</sub>	Maximum time to transition to a valid Electrical idle after sending an Electrical Idle ordered set			20	UI	After sending an Electrical Idle ordered set, the Transmitter must meet all Electrical Idle Specifications within this time. This is considered a debounce time for the Transmitter to meet Electrical Idle after transitioning from LO.
T <sub>TX-IDLE-TO-DIFF-DATA</sub>	Maximum time to transition to valid TX specifications after leaving an Electrical idle condition			20	UI	Maximum time to meet all TX specifications when transitioning from Electrical Idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving Electrical Idle
RL <sub>TX-DIFF</sub>	Differential Return Loss	12			dB	Measured over 50 MHz to 1.25 GHz. See Note <sup>(4)</sup>
RL <sub>TX-CM</sub>	Common Mode Return Loss	6			dB	Measured over 50 MHz to 1.25 GHz. See Note <sup>(4)</sup>
Z <sub>TX-DIFF-DC</sub>	DC Differential TX Impedance	80	100	120	Ω	TX DC Differential mode Low Impedance
Z <sub>TX-DC</sub>	Transmitter DC Impedance	40			Ω	Required TX D+ as wellall states

**Table 3-48.** Differential Transmitter (TX) Output Specifications (Continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
L <sub>TX-SKEW</sub>	Lane-to-Lane Output Skew			500 + 2 UI	ps	Static skew between any two Transmitter Lanes within a single Link
C <sub>TX</sub>	AC Coupling Capacitor	75		200	nF	All Transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself.
T <sub>crosslink</sub>	Crosslink Random Timeout	0		1	ms	This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one Downstream and one Upstream Port. See Note (7).

Notes:

- 1. No test load is necessarily associated with this value.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 3-42 on page 67 and measured over any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 3-40 on page 64)
- 3. A T<sub>TX-EYE</sub> = 0.70 UI provides for a total sum of deterministic and random jitter budget of T<sub>TX-JITTER-MAX</sub> = 0.30 UI for the Transmitter collected over any 250 consecutive TX UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50Ω to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50Ω probes: see Figure 3-42 on page 67). Note that the series capacitors C<sub>TX</sub> is optional for the return loss measurement.
- 5. Measured between 20-80% at transmitter package pins into a test load as shown in Figure 3-42 for both V<sub>TX-D+</sub> and V<sub>TX-D+</sub>
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a

#### 3.18.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 3-40 on page 64 is specified using the passive compliance/test measurement load (see Figure 3-42) in place of any real PCI Express interconnect + RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit will always be relative to the transition bit.

The eye diagram must be valid for any 250 consecutive Uls.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

Note: It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (i.e., least squares and median deviation fits).




Figure 3-40. Minimum Transmitter Timing and Voltage Output Compliance Specifications

## 3.18.4.3 Differential Receiver (RX) Input Specifications

Table 3-49 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 3-49. Differential Receiver (RX) Input Specifications

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note <sup>(1)</sup> .
V <sub>RX-DIFFp-p</sub>	Differential Peak-to-Peak Output Voltage	0.175		1.200	V	$V_{RX-DIFF_{p-p}} = 2*IV_{RX-D} + -V_{RX-D}I$ . See Note (2).
T <sub>RX-EYE</sub>	Minimum Receiver Eye Width	0.4			UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{\text{RX-MAX-JITTER}} = 1 - T_{\text{RX-EYE}} = 0.6 \text{ UI.}$ See Notes $^{(2)}$ and $^{(3)}$ .
T <sub>RX-EYE-MEDIAN-to-MAX</sub> -JITTER	Maximum time between the jitter median and maximum deviation from the median.			0.3	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{\text{RX-DIFFp-p}} = 0\text{V}$ ) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes $^{(2)}$ , $^{(3)}$ and $^{(7)}$ .
V <sub>RX-CM-ACp</sub>	AC Peak Common Mode Input Voltage			150	mV	$ \begin{aligned} V_{\text{RX-CM-ACp}} &= IV_{\text{RXD+}} - V_{\text{RXD}}.I/2 - V_{\text{RX-CM-DC}} \\ V_{\text{RX-CM-DC}} &= DC_{\text{(avg)}} \text{ of } IV_{\text{RX-D+}} - V_{\text{RX-D}}.I/2 \text{ See Note} \end{aligned} $

**Table 3-49.** Differential Receiver (RX) Input Specifications (Continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
RL <sub>RX-DIFF</sub>	Differential Return Loss	15			dB	Measured over 50 MHz to 1.25 GHz with the D+ and D-lines biased at +300 mV and -300 mV, respectively. See Note (4)
RL <sub>RX-CM</sub>	Common Mode Return Loss	6			dB	Measured over 50 MHz to 1.25 GHz with the D+ and D-lines biased at 0V. See Note (4)
Z <sub>RX-DIFF-DC</sub>	DC Differential Input Impedance	80	100	120	Ω	RX DC Differential mode impedance. See Note (5)
Z <sub>RX-DC</sub>	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D-DC Impedance (50 ± 20% tolerance). See Notes <sup>(2)</sup> and <sup>(5)</sup> .
Z <sub>RX-HIGH-IMP-DC</sub>	Powered Down DC Input Impedance	200 k			Ω	Required RX D+ as well as D-DC Impedance when the Receiver terminations do not have power. See Note <sup>(6)</sup> .
V <sub>RX-IDLE-DET-DIFFp-p</sub>	Electrical Idle Detect Threshold	65		175	mV	$V_{\text{RX-IDLE-DET-DIFFp-p}} = 2^*  V_{\text{RX-D+}} - V_{\text{RX-D-}}  \text{ Measured at the package pins of the Receiver}$
T <sub>RX-IDLE-DET-DIFF-ENTERTIME</sub>	Unexpected Electrical Idle Enter Detect Threshold Integration Time			10	ms	An unexpected Electrical Idle ( $V_{RX\text{-DIFFp-p}} < V_{RX\text{-IDLE-DET-DIFF}\text{-p}}$ ) must be recognized no longer than $T_{RX\text{-IDLE-DIFF-ENTERING}}$ to signal an unexpected idle condition.
L <sub>TX-SKEW</sub>	Total Skew			20	ns	Skew across all lanes on a Link. This includes variation in the length of SKP ordered set (e.g. COM and one to five Symbols) at the RX as well as any delay differences arising from the interconnect itself.

Notes: 1. No test load is necessarily associated with this value.

- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 3-42 on page 67 should be used as the RX device when taking measurements (also refer to the Receiver compliance eye diagram shown in Figure 3-41 on page 66). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T<sub>RX-EYE</sub> = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The T<sub>RX-EYE-MEDIAN-to-MAX-JITTER</sub> specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. The Receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D- line biased to -300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is  $50\Omega$  to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with  $50\Omega$  probes see Figure 3-42). Note: that the series capacitors  $C_{TX}$  is optional for the return loss measurement.
- 5. Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5 ms transition time before Receiver termination values must be met on all un-configured Lanes of a Port.
- The RX DC Common Mode Impedance that exists when no power is present or Fundamental Reset is asserted. This helps ensure that the Receiver Detect circuit will not falsely assume a Receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
- 7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

#### 3.18.5 Receiver Compliance Eye Diagrams

The RX eye diagram in Figure 3-41 on page 66 is specified using the passive compliance/test measurement load (see Figure 3-42 on page 67) in place of any real PCI Express RX component.


Note: In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see Figure 3-42) will be larger than the minimum Receiver eye diagram measured over a range of systems at the input Receiver of any real PCI Express component. The degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input Receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in Figure 3-41 on page 66) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

The eye diagram must be valid for any 250 consecutive Uls.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

Note: The reference impedance for return loss measurements is  $50\Omega$  to ground for both the D+ and D- line (i.e., as measured by a Vector Network Analyzer with  $50\Omega$  probes; see Figure 3-42 on page 67). Note that the series capacitors,  $C_{Tx}$ , are optional for the return loss measurement.

Figure 3-41. Minimum Receiver Eye Timing and Voltage Compliance Specification




#### 3.18.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 3-42.

Note: The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.

Figure 3-42. Compliance Test/Measurement Load



### 3.19 JTAG

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the PC8610.

#### 3.19.1 JTAG DC Electrical Characteristics

Table 3-50 provides the JTAG DC electrical characteristics for the JTAG interface.

Table 3-50. JTAG DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>	_	±5	μА
High-level output voltage $(OV_{DD} = min, I_{OH} = -100 \mu A)$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	-	V
Low-level output voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 100 μA)	V <sub>OL</sub>	_	0.2	٧

Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 3-1 on page 14 and Table 3-2 on page 15.

### 3.19.2 JTAG AC Electrical Specifications

Table 3-51 provides the JTAG AC timing specifications as defined in Figure 3-44 on page 69 through Figure 3-46 on page 69.

**Table 3-51.** JTAG AC Timing Specifications (Independent of SYSCLK)<sup>(1)</sup> (At Recommended Operating Conditions, see Table 3-2 on page 15)

Parameter	Symbol <sup>(2)</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	
JTAG external clock cycle time	t <sub>JTG</sub>	30	-	ns	
JTAG external clock pulse width measured at 1.4V	t <sub>JTKHKL</sub>	15	-	ns	
JTAG external clock rise and fall times	t <sub>JTGR</sub> & t <sub>JTGF</sub>	0	2	ns	(6)
TRST assert time	t <sub>TRST</sub>	25	-	ns	(3)

**Table 3-51.** JTAG AC Timing Specifications (Independent of SYSCLK)<sup>(1)</sup> (At Recommended Operating Conditions, see Table 3-2 on page 15) (Continued)

Parameter	Symbol <sup>(2)</sup>	Min	Max	Unit	Notes
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 0	- -	ns	(4)
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXКН</sub> t <sub>JTIXКН</sub>	20 25	- -	ns	(4)
Valid times: Boundary-scan data TDO	t <sub>JTKLDV</sub> t <sub>JTKLOV</sub>	4 4	20 25	ns	(5)
Output hold times: Boundary-scan data TDO	t <sub>JTKLDX</sub> t <sub>JTKLOX</sub>	30 30	- -	ns	(5)
JTAG external clock to output high impedance: Boundary-scan data TDO	t <sub>JTKLDZ</sub> t <sub>JTKLOZ</sub>	3 3	19 9	ns	(5)(6)

Notes

- All outputs are measured from the midpoint voltage of the falling/rising edge of t<sub>TCLK</sub> to the midpoint of the signal in question.
  The output timings are measured at the pins. All output timings assume a purely resistive 50Ω load (see Figure 3-14 on page 40). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- 5. Non-JTAG signal output timing with respect to  $t_{TCLK}$ .
- Guaranteed by design.

Figure 3-43 provides the AC test load for TDO and the boundary-scan outputs.

Figure 3-43. AC Test Load for the JTAG Interface





Figure 3-44 provides the JTAG clock input timing diagram.

Figure 3-44. JTAG Clock Input Timing Diagram



Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ 

Figure 3-45 provides the TRST timing diagram.


Figure 3-45. TRST Timing Diagram



Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ 

Figure 3-46 provides the boundary-scan timing diagram.

Figure 3-46. Boundary-Scan Timing Diagram



Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ 

# 4. Hardware Design Considerations

This section provides electrical and thermal design recommendations for successful application of the PC8610.

# 4.1 System Clocking

This section describes the PLL configuration of the PC8610. Note that the platform clock is identical to the internal MPX bus clock.

This device includes six PLLs, as follows:

- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 4.1.2 "Platform/MPX to SYSCLK PLL Ratio" on page 71.
- 2. The e600 core PLL generates the core clock from the platform clock. The frequency ratio between the e600 core clock and the platform clock is selected using the e600 PLL ratio configuration bits as described in Section 4.1.3 "e600 Core to MPX/Platform clock PLL Ratio" on page 72.
- 3. The PCI PLL generates the clocking for the PCI bus
- 4. Each of the two SerDes blocks has a PLL.

#### 4.1.1 Clock Ranges

Table 4-1 provides the clocking specifications for the processor core.

Table 4-1. Processor Core Clocking Specifications

		Maximum Processor Core Frequency						
	800 MHz		1066 MHz		1333 MHz			
Characteristic	Min	Max	Min	Max	Min	Max	Unit	Notes
e600 core processor frequency	666	800	666	1066	666	1333	MHz	(1)(2)(3)

Notes:

- 1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 4.1.2 "Platform/MPX to SYSCLK PLL Ratio" on page 71 and Section 4.1.3 "e600 Core to MPX/Platform clock PLL Ratio" on page 72, for ratio settings.
- 2. The minimum e600 core frequency is based on the minimum platform clock frequency of 333 MHz.
- 3. The reset config pin cfg\_core\_speed must be pulled low if the core frequency is 800 MHz or below.

Table 4-2 provides the clocking specifications for the memory bus.

 Table 4-2.
 Memory Bus Clocking Specifications

	Maximum Processor Core Frequency			
	800, 1066,			
Characteristic	Min	Max	Unit	Notes
Memory bus clock frequency	166	266	MHz	(1)(2)

Notes:

- 1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 4.1.2 "Platform/MPX to SYSCLK PLL Ratio" on page 71.
- 2. The memory bus clock speed is half the DDR/DDR2 data rate, hence, half the MPX clock frequency.

Table 4-3 provides the clocking specifications for the local bus.

**Table 4-3.** Local Bus Clocking Specifications

	Maximum Process	or Core Frequency		
	800, 1066, 1333 MHz			
Characteristic	Min	Max	Unit	Notes
Local bus clock frequency	22	133	MHz	(1)

Note:

1. The Local bus clock speed on LCLK[0:2] is determined by MPX clock divided by the Local Bus ratio programmed in LCRR[CLKDIV]. See the reference manual for the PC8610 for more information.

Table 4-4 provides the clocking specifications for the Platform/MPX bus.

**Table 4-4.** Platform/MPX Bus Clocking Specifications

	Maximum Processor Core Frequency			
	800, 1066, 1333 MHz			
Characteristic	Min	Max	Unit	Notes
Platform/MPX bus clock speed	333	533	MHz	(1)

Note:

 Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 4.1.2 "Platform/MPX to SYSCLK PLL Ratio" on page 71.

#### 4.1.2 Platform/MPX to SYSCLK PLL Ratio

The clock that drives the internal MPX bus is called the platform clock. The frequency of the platform clock is set using the following reset signals, as shown in Table 4-5:

- SYSCLK input signal
- Binary value on DIU\_LD[10], LA[28:31] (cfg\_sys\_pll[0:4] reset config) at power up

Note that there is no default for this PLL ratio; these signals must be pulled to the desired values. Also note that the DDR data rate is the determining factor in selecting the platform frequency, since the platform frequency must equal the DDR data rate.

For specifications on the PCI\_CLK, refer to the PCI 2.2 Specification.

Table 4-5. Platform/SYSCLK Clock Ratios

Binary Value of DIU_LD[10], LA[28:31] Signals	Platform:SYSCLK Ratio	Binary Value of DIU_LD[10], LA[28:31] Signals	Platform:SYSCLK Ratio
00010	2:1	01010	10:1
00011	3:1	01100	12:1
00100	4:1	01110	14:1
00101	5:1	01111	15:1
00110	6:1	10000	16:1
00111	7:1	10001	17:1
01000	8:1	10010	18:1
01001	9:1	All others	Reserved

## 4.1.3 e600 Core to MPX/Platform clock PLL Ratio

The clock ratio between the e600 core and the platform clock is determined by the binary value of LBCTL, LALE, LGPL0/LOE/LFRE, DIU\_LD4 (cfg\_core\_pll[0:3] – reset config) signals at power up. Table 4-6 describes the supported ratios.

Table 4-6. e600 Core/Platform Clock Ratios

Binary Value of LBCTL, LALE, LGPL0/LOE/LFRE, DIU_LD4 Signals	e600 core: MPX/Platform Ratio
1000	2:1
1010	2.5:1
1100	3:1
1110	3.5:1
0000	4:1
0010	4.5:1
All Others	Reserved

## 4.1.4 Frequency Options

## 4.1.4.1 SYSCLK and Platform Frequency Options

Table 4-7 shows the expected frequency options for SYSCLK and platform frequencies.

Table 4-7. SYSCLK and Platform Frequency Options

	SYSCLK (MHz)					
Platform: SYSCLK Ratio	33.33	66.66	83.33	100.00	111.11	133.33
	Platform/MPX Frequency (MHz) <sup>(1)</sup>					
3:1					333	400
4:1			333	400		533
5:1		333		500		
6:1		400	500			
8:1		533				
9:1						
10:1	333					
12:1	400					
16:1	533					

Note: 1. Platform/MPX Frequency values are shown rounded down to the nearest whole number (decimal place accuracy removed)

#### 4.2 Power Supply Design and Sequencing

#### 4.2.1 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins ( $AV_{DD}$ \_Plat,  $AV_{DD}$ \_Core,  $AV_{DD}$ \_PCI, and  $SDnAV_{DD}$  respectively). The  $AV_{DD}$  level should always be equivalent to  $V_{DD}$ , and preferably these voltages will be derived directly from  $V_{DD}$  through a low frequency filter scheme such as the following. There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply, one to each of the  $AV_{DD}$  type pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  type pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  type pin, which is on the periphery of 783 FC-PBGA the footprint, without the inductance of vias.

Figure 4-1 shows the filter circuit for the platform PLL power supplies (AV<sub>DD</sub>\_PLAT).

Figure 4-1. PC8610 PLL Power Supply Filter Circuit (for platform)






Figure 4-1 shows the filter circuit for the core PLL power supply (AV<sub>DD</sub>\_Core).

**Figure 4-2.** PC8610 PLL Power Supply Filter Circuit (for core)



The SDnAV $_{DD}$  signals provide power for the analog portions of the SerDes PLLs. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in Figure 4-3. For maximum effectiveness, the filter circuit is placed as closely as possible to the SDnAV $_{DD}$  balls to ensure it filters out as much noise as possible. The ground connection should be near the SDnAV $_{DD}$  balls. The 0.003- $\mu$ F capacitor is closest to the balls, followed by the 1- $\mu$ F capacitor, and finally the 1 $\Omega$  resistor to the board supply plane. The capacitors are connected from SDnAV $_{DD}$  to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide and direct.

Figure 4-3. SerDes PLL Power Supply Filter



Note: 1. An 0805 sized capacitor is recommended for system initial bring-up.

Note the following:

- SDnAV<sub>DD</sub> should be a filtered version of SV<sub>DD</sub>.
- Signals on the SerDes interface are fed from the SV<sub>DD</sub> power plane.

#### 4.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the PC8610 system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $BV_{DD}$ ,  $DV_{DD}$ , DV

In addition, it is recommended that there should be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $V_{DD}$ . Core, and  $V_{DD}$ . PLAT planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors: 100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

#### 4.4 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power (SnV<sub>DD</sub> and XnV<sub>DD</sub>) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only surface mount technology (SMT) capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- First, the board should have at least 10 x 10 nF SMT ceramic chip capacitors as close as possible to
  the supply balls of the device. Where the board has blind vias, these capacitors should be placed
  directly below the chip supply and ground connections. Where the board does not have blind vias,
  these capacitors should be placed in a ring around the device as close to the supply and ground
  connections as possible.
- Second, there should be a 1  $\mu$ F ceramic chip capacitor on each side of the device. This should be done for all SerDes supplies.
- Third, between the device and any SerDes voltage regulator there should be a 10  $\mu$ F, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a 100  $\mu$ F, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.

#### 4.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to  $V_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $V_{DD}$ . Core,  $V_{DD}$ . PLAT,  $XnV_{DD}$ , and  $SnV_{DD}$  as required. All unused active high inputs should be connected to GND. All NC (noconnect) signals must remain unconnected. Power and ground connections must be made to all external  $V_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $V_{DD}$ . Core,  $V_{DD}$ . PLAT,  $XnV_{DD}$ ,  $SnV_{DD}$  and GND pins of the device.

#### 4.6 Pull-Up and Pull-Down Resistor Requirements

The PC8610 requires weak pull-up resistors (2–10  $k\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins and PIC interrupt pins. Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 4-6 on page 79. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.

The following pins must NOT be pulled down during power-on reset: LGPL0/ LGPL1, TRIG\_OUT/READY, and MSRCID[2].

The following are factory test pins and require strong pull up resistors ( $100\Omega - 1 \text{ k}\Omega$ ) to  $OV_{DD}$ : LSSD MODE, TEST MODE[0:3].

The following pins require weak pull up resistors (2–10 k $\Omega$ ) to their specific power supplies: LCS[0:4], LCS[5]/DMA\_DREQ2, LCS[6]/DMA\_DACK[2], LCS[7]/DMA\_DDONE[2], IRQ\_OUT, IIC1\_SDA, IIC1\_SCL, IIC2\_SDA, IIC2\_SCL, and CKSTP\_OUT.

The following pins should be pulled to ground with a 100 $\Omega$  resistor: SD1\_IMP\_CAL\_TX, SD2\_IMP\_CAL\_TX. The following pins should be pulled to ground with a 200 $\Omega$  resistor: SD1\_IMP\_CAL\_RX, SD2\_IMP\_CAL\_RX.

When the platform frequency is 400 MHz, cfg\_platform\_freq must be pulled down at reset. Also, cfg\_dram\_type[0 or 1] must be valid at power-up even before HRESET assertion.

For other pin pull-up or pull-down recommendations of signals, please see Section 2.1 "Pin Assignments" on page 4.

#### 4.7 Output Buffer DC Impedance

The PC8610 drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I<sup>2</sup>C).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 4-4). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .

Figure 4-4. Driver Impedance Measurement




Table 4-8 summarizes the signal impedance targets. The driver impedances are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ ,  $t_0 = 125^{\circ}$  C.

 Table 4-8.
 Impedance Characteristics

Impedance	Local Bus, DUART, Control, Configuration, Power Management	PCI Express	DDR DRAM	Symbol	Unit
$R_N$	43 Target	25 Target	20 Target	$Z_0$	Ω
$R_P$	43 Target	25 Target	20 Target	$Z_0$	Ω

Note: Nominal supply voltages. See Table 3-2 on page 15, T<sub>J</sub> = 125°C.

#### 4.8 Configuration Pin Muxing

The PC8610 provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k $\Omega$  This value should permit the 4.7-k $\Omega$  resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during  $\overline{\text{HRESET}}$  (and for platform /system clocks after  $\overline{\text{HRESET}}$  deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e600 core PLL ratio configuration pins are not equipped with these default pull-up devices.

#### 4.9 JTAG Configuration Signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 4-6 on page 79. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The  $\overline{TRST}$  signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the Power Architecture technology. The device requires  $\overline{TRST}$  to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, more reliable power-on reset performance wil be obtained if the  $\overline{TRST}$  signal is asserted during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying  $\overline{TRST}$  to  $\overline{HRESET}$  is not practical.

The COP function of these processors allows a remote computer system (typically a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP port connects primarily through the JTAG interface of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 4-5 on page 78 allows the COP port to independently assert HRESET or TRST, while ensuring that the target can drive HRESET as well.

The COP interface has a standard header, shown in Figure 4-5 on page 78, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.


There is no standardized way to number the COP header shown in Figure 4-6 on page 79; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 4-6 is common to all known emulators.

#### 4.9.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, e2v recommends the following connections:

- TRST should be tied to HRESET through a 0 kΩ isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. e2v recommends that the COP header be designed into the system as shown in Figure 4-6 on page 79. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to OV<sub>DD</sub> through a 10 kΩ resistor. This will prevent TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.

Figure 4-5. COP Connector Physical Pinout






Figure 4-6. JTAG Interface connection

Notes: 1. RUN/STOP, normally found on pin 5 of the COP header, is not implemented. Connect pin 5 of the COP header to  $OV_{DD}$  with a 10-k $\Omega$  pull-up resistor.

2. Key location; pin 14 is not physically present on the COP header.

#### 4.10 Guidelines for High-Speed Interface Termination

#### 4.10.1 SerDes Interface

The high-speed SerDes interface can be disabled through the POR input cfg\_io\_ports[0:2] and through the DEVDISR register in software. If a SerDes port is disabled through the POR input the user can not enable it through the DEVDISR register in software. However, if a SerDes port is enabled through the POR input the user can disable it through the DEVDISR register in software. Disabling a SerDes port through software should be done on a temporary basis. Power is always required for the SerDes interface, even if the port is disabled through either mechanism. Table 4-9 describes the possible enabled/disabled scenarios for a SerDes port. The termination recommendations must be followed for each port.

**Table 4-9.** SerDes Port Enabled/Disabled Configurations

	Disabled through POR input	Enabled through POR input
Enabled through DEVDISR	SerDes port is disabled (and cannot be enabled through DEVDISR) Complete termination required (Reference Clock not required)	SerDes port is enabled Partial termination may be required <sup>(1)</sup> (Reference Clock is required)
Disabled through DEVDISR	SerDes port is disabled (through POR input) Complete termination required (Reference Clock not required)	SerDes port is disabled after software disables port Same termination requirements as when the port is enabled through POR input <sup>(2)</sup> (Reference Clock is required)

#### Notes:

- 1. Partial Termination when a SerDes port is enabled through both POR input and DEVDISR is determined by the SerDes port mode. If port 1 is in x4 PCI Express mode, no termination is required because all pins are being used. If port 1 is in x1/x2 PCI Express mode, termination is required on the unused pins. If port 2 is in x8 PCI Express mode, no termination is required because all pins are being used. If port 1 is in x1/x2/x5 PCI Express mode, termination is required on the unused pins.
- 2. If a SerDes port is enabled through the POR input and then disabled through DEVDISR, no hardware changes are required. Termination of the SerDes port should follow what is required when the port is enabled through both POR input and DEVDISR. See Note 1 for more information.

If the high-speed SerDes port requires complete or partial termination, the unused pins should be terminated as described in this section.

The following pins must be left unconnected (floating):

- SDn TX[7:0]
- SDn TX[7:0]

The following pins must be connected to GND:

- SD*n*\_RX[7:0]
- SDn RX[7:0]
- SDn REF CLK
- SDn REF CLK

For other directions on reserved or no-connects pins see Section 2.1 "Pin Assignments" on page 4.

#### 4.11 Guidelines for PCI Interface Termination

PCI termination if PCI is not used at all.

#### Option 1

If PCI arbiter is enabled during POR,

- All AD pins will be driven to the stable states after POR. Therefore, all ADs pins can be floating. This includes PCI\_AD[31:0], PCI\_C/BE[3:0] and PCI\_PAR signals.
- All PCI control pins can be grouped together and tied to  $OV_{DD}$  through a single 10 K $\Omega$  resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

#### Option 2

If PCI arbiter is disabled during POR,

- All AD pins will be in the input state. Therefore, all ADs pins need to be grouped together and tied to OV<sub>DD</sub> through a single (or multiple) 10 KΩ resistor(s)
- All PCI control pins can be grouped together and tied to  $OV_{DD}$  through a single 10 K $\Omega$  resistor
- It is optional to disable PCI block through DEVDISR register after POR reset.

#### 4.12 Thermal

This section describes the thermal specifications of the PC8610.

#### 4.13 Thermal Characteristics

Table 4-10 provides the package thermal characteristics for the PC8610.

**Table 4-10.** Package Thermal Characteristics<sup>()</sup>

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient thermal resistance, natural convection, single-layer (1s) board	$R_{\Theta JA}$	24	° C/W	(1)
Junction-to-ambient thermal resistance, natural convection, four-layer (2s2p) board	R <sub>eJA</sub>	18	° C/W	(1)
Junction-to-ambient thermal resistance, 200 ft/min airflow, single-layer (1s) board	R <sub>OJMA</sub>	18	° C/W	(1)
Junction-to-ambient thermal resistance, 200 ft/min airflow, four-layer (2s2p) board	R <sub>OJMA</sub>	15	° C/W	(1)
Junction-to-board thermal resistance	$R_{\Theta JB}$	10	° C/W	(2)
Junction-to-case thermal resistance	$R_{\Theta IC}$	< 0.1	° C/W	(3)

Notes: 1. Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package


- 2. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- 3. Junction-to-Case resistance is less than 0.1° C/W because the silicon die is the top of the packaging case.

#### 4.14 Thermal Management Information

This section provides thermal management information for the flip-chip, plastic ball-grid array (FC\_PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design: the heat sink, airflow, and thermal interface material. The PC8610 implements several features designed to assist with thermal management, including the temperature diode. The temperature diode allows an external device to monitor the die temperature in order to detect excessive temperature conditions and alert the system; see Section 4.14.5 "Temperature Diode" on page 87 for more information.

To reduce the die-junction temperature, heat sinks are required; due to the potential large mass of the heat sink, attachment through the printed-circuit board is suggested. In any implementation of a heat sink solution, the force on the die should not exceed ten pounds force (45 newtons). Figure 4-7 shows a spring clip through the board. Occasionally the spring clip is attached to soldered hooks or to a plastic backing structure. Screw and spring arrangements are also frequently used.

Figure 4-7. FC-PBGA Package Exploded Cross-Sectional View with Several Heat Sink Options



Suitable heat sinks are commercially available from the following vendors:

Aavid Thermalloy 603-224-9988

80 Commercial St. Concord, NH 03301

Internet: www.aavidthermalloy.com

Advanced Thermal Solutions 781-769-2800

89 Access Road #27. Norwood, MA02062 Internet: www.qats.com

Alpha Novatech 408-749-7601

473 Sapena Ct. #12 Santa Clara, CA 95054

Internet: www.alphanovatech.com

Calgreg Thermal Solutions 888-732-6100

60 Alhambra Road, Suite 1

Warwick, RI 02886

Internet: www.calgreg.com

International Electronic Research Corporation (IERC) 818-842-7277

413 North Moss St. Burbank, CA 91502

Internet: www.ctscorp.com

Millennium Electronics (MEI) 408-436-8770

Loroco Sites

671 East Brokaw Road San Jose, CA 95112

Internet: www.mei-thermal.com

Tyco Electronics 800-522-6752

Chip Coolers<sup>™</sup> P.O. Box 3668

Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com

Wakefield Engineering 603-635-5102

33 Bridge St. Pelham, NH 03076

Internet: www.wakefield.com

Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.


#### 4.14.1 Internal Package Conduction Resistance

For the exposed-die packaging technology described in Table 4-10 on page 81, the intrinsic conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

Figure 4-8 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

Figure 4-8. C4 Package with Heat Sink Mounted to a Printed-Circuit Board




Note the internal versus external package resistance


The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon, then through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

#### 4.14.2 Thermal Interface Materials

A thermal interface material is recommended at the package-to-heat sink interface to minimize the thermal contact resistance. Figure 4-9 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, fluoroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. In contrast, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint.

Often, heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure 4-7 on page 82). Therefore, synthetic grease offers the best thermal performance, considering the low interface pressure, and is recommended. Of course, the selection of any thermal interface material depends on many factors: thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, and so on.





The board designer can choose between several types of thermal interface. Heat sink adhesive materials should be selected based on high conductivity and mechanical strength to meet equipment shock/vibration requirements. There are several commercially available thermal interfaces and adhesive materials provided by the following vendors:

The Bergquist Company 800-347-4572

18930 West 78th St. Chanhassen, MN 55317

Internet: www.bergquistcompany.com

Chomerics, Inc. 781-935-4850

77 Dragon Ct. Woburn, MA 01801

Internet: www.chomerics.com

Dow-Corning Corporation 800-248-2481

Corporate Center PO Box 994

Midland, MI 48686-0994

Internet: www.dowcorning.com

Shin-Etsu MicroSi, Inc. 888-642-7674

10028 S. 51st St. Phoenix, AZ 85044

Internet: www.microsi.com

Thermagon Inc. 888-246-9050

4707 Detroit Ave. Cleveland, OH 44102

Internet: www.thermagon.com

#### 4.14.3 Heat Sink Selection Example

This section provides a heat sink selection example using one of the commercially available heat sinks.

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_J = T_i + T_r + (R_{\theta JC} + R_{\theta int} + R_{\theta sa}) \times P_d$$

where:

T<sub>J</sub> is the die-junction temperature

T<sub>i</sub> is the inlet cabinet ambient temperature

T<sub>r</sub> is the air temperature rise within the computer cabinet

 $R_{\theta JC}$  is the junction-to-case thermal resistance

R<sub>eint</sub> is the adhesive or interface material thermal resistance

R<sub>0sa</sub> is the heat sink base-to-ambient thermal resistance

P<sub>d</sub> is the power dissipated by the device

During operation, the die-junction temperatures  $(T_J)$  should be maintained less than the value specified in Table 3-2 on page 15. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inletair temperature  $(T_i)$  may range from 30° to 40° C. The air temperature rise within a cabinet  $(T_r)$  may be in the range of 5° to 10° C. The thermal resistance of the thermal interface material  $(R_{\theta int})$  is typically about 0.2° C/W. For example, assuming a  $T_i$  of 30° C, a Tr of 5° C, a package  $R_{\theta JC} = 0.1$ , and a typical power consumption  $(P_d)$  of 10 W, the following expression for  $T_J$  is obtained:

Die-junction temperature:  $T_J = 30^{\circ} \text{ C} + 5^{\circ} \text{ C} + (0.1^{\circ} \text{ C/W} + 0.2^{\circ} \text{ C/W} + \theta_{sa}) \times 10 \text{ W}$ 

For this example, a  $R_{\theta sa}$  value of 6.7° C/W or less is required to maintain the die junction temperature below the maximum value of Table 3-2 on page 15.

Though the die junction-to-ambient and the heat sink-to-ambient thermal resistances are a common figure-of-merit used for comparing the thermal performance of various microelectronic packaging technologies, one should exercise caution when only using this metric in determining thermal management because no single parameter can adequately describe three-dimensional heat flow. The final diejunction operating temperature is not only a function of the component-level thermal resistance, but the system-level design and its operating conditions. In addition to the component's power consumption, a number of factors affect the final operating die-junction temperature: airflow, board population (local heat flux of adjacent components), heat sink efficiency, heat sink placement, next-level interconnect technology, system air temperature rise, altitude, and so on. Due to the complexity and variety of system-level boundary conditions for today's microelectronic equipment, the combined effects of the heat transfer mechanisms (radiation, convection, and conduction) may vary widely. For these reasons, we recommend using conjugate heat transfer models for the board as well as system-level designs.


#### 4.14.4 Recommended Thermal Model

For system thermal modeling, the PC8610 thermal model is shown in Figure 4-10 on page 87. Four cuboids are used to represent this device. The die is modeled as  $8.5 \times 9.7$  mm at a thickness of 0.86 mm. See Section 3.3 "Power Characteristics" on page 19 for power dissipation details. The substrate is modeled as a single block  $29 \times 29 \times 1.18$  mm with orthotropic conductivity of 23.3 W/(m × K) in the xy-plane and 0.95 W/(m × K) in the z-direction. The die is centered on the substrate. The bump/underfill layer is modeled as a collapsed thermal resistance between the die and substrate with a conductivity of 8.1 W/(m × K) in the thickness dimension of 0.07 mm. The C5 solder layer is modeled as a cuboid with dimensions  $29 \times 29 \times 0.4$  mm with orthotropic thermal conductivity of 0.034 W/(m × K) in the xy-plane and 12.1 W/(m × K) in the z-direction. An LGA solder layer would be modeled as a collapsed thermal resistance with thermal conductivity of 12.1 W/(m × K) and an effective height of 0.1 mm. The thermal model uses median dimensions to reduce grid. Please refer to the case outline for actual dimensions.

The thermal model uses approximate dimensions to reduce grid. The approximations used do not impact thermal performance. Please refer to the case outline for exact dimensions.

Figure 4-10. PC8610 Thermal Model

Conductivity	Value	Unit			
Die (8.5 x 9.7 x 0.86mm)					
Silicon	Silicon Temperature dependent				
Bump and Underfill (8.5 x 9.7 x 0.07 mm) Collapsed Resistance					
k <sub>z</sub>	8.1	W/(m . K)			
Substra	te (29 x 29 x 1.18 mm)				
k <sub>x</sub>	23.3	W/(m . K)			
k <sub>y</sub>	23.3				
k <sub>z</sub>	0.95				
Solder and Air (29 x 29 x 0.4 mm)					
k <sub>x</sub>	0.034	W/(m . K)			
k <sub>y</sub>	0.034				
k <sub>z</sub>	12.1				



#### 4.14.5 Temperature Diode

The PC8610 has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461<sup>™</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. For proper operation, the monitoring device used should auto-calibrate the device by canceling out the VBE variation of each PC8610's internal diode.

The following are the specifications of the PC8610 on-board temperature diode:

 $V_f > 0.40V$ 

 $V_f < 0.90V$ 

Operating range 2-300 µA

Diode leakage < 10 nA at 125° C

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature.

Ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = I_s \left[ e^{\frac{qV_f}{nKT}} - 1 \right]$$

Another useful equation is:

$$V_H - V_L = n \frac{KT}{q} \left[ In \frac{I_H}{I_L} \right]$$

Where:

I<sub>fw</sub> = Forward current

I<sub>s</sub> = Saturation current

V<sub>d</sub> = Voltage at diode

V<sub>f</sub> = Voltage forward biased

 $V_H$  = Diode voltage while  $I_H$  is flowing

 $V_L$  = Diode voltage while  $I_L$  is flowing

I<sub>H</sub> = Larger diode bias current

 $I_L$  = Smaller diode bias current

 $q = Charge of electron (1.6 \times 10^{-19} C)$ 

n = Ideality factor (normally 1.0)

K = Boltzman's constant (1.38  $\times$  10<sup>-23</sup> Joules/K)

T = Temperature (Kelvins)

The ratio of  $I_H$  to  $I_L$  is usually selected to be 10:1. The above simplifies to the following:

 $V_H - V_L = 1.986 \times 10^{-4} \times nT$ 

Solving for T, the equation becomes:

$$nT = \frac{V_H - V_L}{1.986 \times 10^{-4}}$$

### 5. Package Information

This section details package parameters and dimensions.

#### 5.1 Package Parameters for the PC8610

The package parameters are as provided in the following list. The package type is 29 mm  $\times$  29 mm, 783 pins, leaded Flip Chip-Plastic Ball Grid Array (FC-PBGA).

Die size  $8.5 \text{ mm} \times 9.7 \text{ mm}$ 

Package outline 29 mm × 29 mm

Interconnects 783
Pitch 1 mm

Minimum module height 2.18 mm

Maximum module height 2.7 mm

Total capacitor count 23 caps; 100 nF each

For leaded FC-CBGA (package option: ZF)

Solder balls 63% Sn 37% Pb

Ball diameter (typical) 0.50 mm

For RoHS lead-free FC-PBGA (package option: VT)

Solder balls 96.5% Sn 3.5% Ag

Ball diameter (typical) 0.50 mm

#### 5.2 Mechanical Dimensions of the PC8610 FC-PBGA

Figure 5-1 on page 90 shows the mechanical dimensions and bottom surface nomenclature of the PC8610 FC-PBGA.

29 4X 11.35 Max 783X 🔼 0.2 A С 4X 9.55 Min A1 Index Α 0.25 Seating /7 plane 4X Capacitor Żone 4X 29 6.8 MAX 9.762 9.562 // 0.35 A 0.15 8.559 8.359 TopView 27 27X 1 0.5 AH AG AF AE AD AC AB AA 27X 1 w 27 Ν 0.5 G 4X Е 0.6 MAX DC 0.5

Figure 5-1. PC8610 FC-PBGA Dimensions (ZF Package Code)

Notes:

1. All dimensions are in millimeters.

В

2. Dimensions and tolerances per ASME Y14.5M-1994.

8

3. Maximum solder ball diameter measured parallel to datum A.

13

**Bottom View** 

Datum A, the seating plane, is defined by the spherical crowns of the solder balls.

10 12 14 16 18 20 22 24 26 28

- 5. Capacitors may not be present on all devices.
- 6. Caution must be taken not to short capacitors or expose metal capacitor pads on package top.
- 7. All dimensions symmetrical about centerlines unless otherwise specified.

0.3

1.3

1.06

2.70

2.18

Side View

0.9

0.82

Ø<sub>0.4</sub>

Ø 0.25 M

Ø 0.1 Α A В С

-783X

#### 6. **Ordering Information**

Ordering information for the parts fully covered by this specification document is provided in Section 6.1.

#### 6.1 Part Numbers Fully Addressed by This Document

Figure 6-1 provides the e2v part numbering nomenclature for the PC8610. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local e2v sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

Figure 6-1. Ordering Information

XX	8610	X	XX	nnnn	Х	X
Product Code <sup>(1)</sup>	Part Identifier	Temperature Range <sup>(1)</sup>	Package <sup>(1)</sup>	Core Processor Frequency <sup>(3)</sup> (MHz)	DDR speed (MHz)	Revision Level <sup>(1)</sup>
PC(X) <sup>(2)</sup>	8610	V: $T_C = -40 \text{ to } T_J = 110^{\circ}\text{C}$ M: $T_C = -55 \text{ to } T_J = 125^{\circ}\text{C}$		1333, 1066, 800	J = 533 MHz G = 400 MHz	Revision B = 1.1 System Version Register Value for Rev B: 0x80A0_0011 - PC8610

- Notes: 1. For availability of the different versions, contact your local e2v sales office.
  - 2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a PCX part-number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.
  - 3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

#### 7. **Definitions**

#### 7.1 Life Support Applications

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. e2v customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify e2v for any damages resulting from such improper use or sale.

## 8. Document Revision History

Table 8-1 provides a revision history for this hardware specification.

Table 8-1. Document Revision History

Rev. No	Date	Substantive Change(s)
0926D	12/2009	Updated Figure 6-1 on page 91: Ordering Information
0926C	11/2009	Updated Table 3-4 on page 19 and Table 3-6 on page 20 : Added maximum power consumption at $t_J = 125^{\circ}\text{C}$
0926B	12/2008	Updated Table 3-4 on page 19: PC8610 Power Dissipation Updated Table 3-5 on page 20: PC8610 Individual Supply Maximum Power Dissipation Added Section 3.3.1 "Frequency Derating" on page 20 Added Table 3-6 on page 20: Core Frequency, Platform Frequency and Power Consumption Derating Updated Table 4-1 on page 70: Processor Core Clocking Specifications Updated Table 4-2 on page 70: Memory Bus Clocking Specifications Updated Table 4-3 on page 71: Local Bus Clocking Specifications Updated Table 4-4 on page 71: Platform/MPX Bus Clocking Specifications Updated Table 4-7 on page 72: SYSCLK and Platform Frequency Options Updated Figure 6-1 on page 91: Ordering Information
0926A	07/2008	Initial revision

### **Table of Contents**

	Featu	ires	1			
	Overv	Overview				
	Scree	Screening				
1	Block	c Diagram	2			
	1.1	Key Features	3			
2	Pin A	Pin Assignments and Reset States				
	2.1	Pin Assignments	4			
3	Electi	rical Characteristics	14			
	3.1	Overall DC Electrical Characteristics	14			
	3.2	Power Sequencing	17			
	3.3	Power Characteristics	19			
	3.4	Input Clocks	20			
	3.5	RESET Initialization	23			
	3.6	DDR and DDR2 SDRAM	23			
	3.7	Local Bus	30			
	3.8	Display Interface Unit	35			
	3.9	I <sup>2</sup> C	38			
	3.10	DUART	40			
	3.11	Fast/Serial Infrared Interfaces (FIRI/SIRI)	41			
	3.12	Synchronous Serial Interface (SSI)	41			
	3.13	Global Timer Module	46			
	3.14	GPIO	47			
	3.15	Serial Peripheral Interface (SPI)	48			
	3.16	PCI Interface	50			
	3.17	High-Speed Serial Interfaces (HSSI)	52			
	3.18	PCI Express	61			
	3.19	JTAG	67			

4	Hardv	ware Design Considerations	70
	4.1	System Clocking	70
	4.2	Power Supply Design and Sequencing	73
	4.3	Decoupling Recommendations	74
	4.4	SerDes Block Power Supply Decoupling Recommendations	75
	4.5	Connection Recommendations	75
	4.6	Pull-Up and Pull-Down Resistor Requirements	75
	4.7	Output Buffer DC Impedance	76
	4.8	Configuration Pin Muxing	77
	4.9	JTAG Configuration Signals	77
	4.10	Guidelines for High-Speed Interface Termination	80
	4.11	Guidelines for PCI Interface Termination	81
	4.12	Thermal	81
	4.13	Thermal Characteristics	81
	4.14	Thermal Management Information	82
5	Packa	age Information	89
	5.1	Package Parameters for the PC8610	89
	5.2	Mechanical Dimensions of the PC8610 FC-PBGA	89
6	Order	ring Information	91
	6.1	Part Numbers Fully Addressed by This Document	91
7	Defin	itions	91
	7.1	Life Support Applications	91
Q	Docu	mont Povision History	02

# e2V

#### How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v Itd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell

Germany

Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547

mailto: enquiries-de@e2v.com

**Americas** 

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v Itd

11/F.,

Onfem Tower,

29 Wyndham Street,

Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

**Product Contact:** 

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline:

mailto: std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v semiconductors SAS 2009 0926D-HIREL-12/09