## Datasheet - Preliminary

## Main Features

- Single Core ADC Architecture with 12-bit Resolution Integrating a Selectable 1:1 and 1:2 DEMUX
- 1.5 GSps Guaranteed Conversion Rate
- Differential Input Clock (AC Coupled)
- 500 mVpp Analogue Input Voltage (Differential Full Scale and AC Coupled)
- Analogue and Clock Input Impedance: $100 \Omega$ Differential
- LVDS Differential Output Data
- 3 Wires Serial Interface (3WSI) Digital Interface (Write Only) with Reset Signal
- ADC Gain, Offset, Sampling Delay for Interleaving Control
- No Missing Codes at 1.5 GSps $1^{\text {st }}$ and $2^{\text {nd }}$ Nyquist
- Low Latency (< 5 Clock Cycles)
- Test Modes
- Data Ready Common to the 2 Output Ports
- Power Supply : 5.2V, 3.3V and 2.5V (Output Buffers)
- Power Dissipation : 3.2W
- CI CGA 255 Package


## Applications

- Telecom Test Instrumentation
- Wireless Communications Systems
- Direct RF Down-conversion
- Automatic Test Equipment
- Direct L-Band RF Down Conversion
- Radar Systems
- Satellite Communications Systems


## EV12AS200GS [Preliminary]

## 1. General Description

### 1.1 Block Diagram

Figure 1-1. ADC with Integrated DEMUX Block Diagram


## EV12AS200GS [Preliminary]

### 1.2 Description

The EV12AS200 is a 12-bit 1.5 GSps ADC. The device includes a front-end Track and Hold stage (T/H), followed by an analog encoding stage (Analog Quantizer) which outputs analog residues resulting from analog quantization. Successive banks of latches regenerate the analog residues into logical levels before entering an error correction circuitry and a resynchronization stage followed by a DEMUX with $100 \Omega$ differential output buffers. It integrates a Wires Serial Interface (3WSI) circuit (write only), which can be activated or deactivated (via Mode signal). Main functions accessed via the 3WSI can also be accessed by hardware (OA, GA, SDA, SDAEN_n, TM_n, RS pin).
The EV12AS200 works in fully differential mode from analog inputs through digital outputs. It operates in the first Nyquist zone up to L-Band.

DEMUX Ratio (1:1 or 1:2) can be selected with the pin RS or via the 3WSI when activated. DEMUX outputs are synchronous on each port.

A differential Data Ready output is available to indicate when the outputs are valid. The Data Ready (differential DR, DRN) is common to the 2 ports.

A sampling rate mode (HSR) is embedded in order to output data faster up to 1 GHz in mode DMUX1:1. In order to ease the synchronization of multiple ADC, the TRIGGER function could be activated.

A power up reset ensures that the first digitized data corresponds to the first acquisition. An external differential LVDS Reset (SYNC, SYNCN) can also be used. RES function allows changing the active edge of the RESET signal.

The gain control pin GA and offset control OA are provided to adjust the ADC gain and offset transfer function. These functions can also be accessed via the 3WSI.

A Sampling Delay Adjust function (SDA) is provided to fine tune the ADC aperture delay, for applications requesting the interleaving of multiple ADCs for example. It is enabled thanks to SDAEN_n pin. This function is also available with the 3WSI. In this case the tunable range is extended thanks to 2 bits for coarse adjustment.

For debug and testability, the following functions are provided:

- A static test mode, used to test either VOL or VOH at the ADC outputs (all bits at " 0 " level or " 1 " level respectively) - these modes are accessed only via the 3WSI when activated;
- A dynamic built-In Test (alignment pattern with period of 16), accessed by hardware (TM_n signal) or via 3WSI when activated.
A diode is provided to monitor the junction temperature, with both anode and cathode accessible.


## EV12AS200GS [Preliminary]

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 2-1. Absolute Maximum Ratings

| Parameter | Symbol | Comments | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 5}$ supply voltage | $\mathrm{V}_{\mathrm{CC} 5}$ |  | GND to 6 | V |
| $\mathrm{V}_{\mathrm{CC} 3}$ supply voltage | $\mathrm{V}_{\mathrm{CC} 3}$ |  | GND to 3.6 | V |
| $\mathrm{V}_{\text {cco }}$ supply voltage | $\mathrm{V}_{\text {cco }}$ |  | GND to TBC | V |
| Analog input voltages | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {INN }}$ | DC coupled | TBD | V |
| Maximum difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {INN }}$ | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}$ |  | -2 to +2 (TBC) | V |
| Clock input voltage | $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}$ | DC coupled | TBD | V |
| Maximum difference between $\mathrm{V}_{\text {CLK }}$ and $\mathrm{V}_{\text {CLKN }}$ | $\mathrm{V}_{\text {CLK }}-\mathrm{V}_{\text {CLKN }}$ |  | -1.5 to +1.5 (TBC) | Vpp |
| Reset input voltage | $\mathrm{V}_{\text {RST }}$ or $\mathrm{V}_{\text {RSTN }}$ |  | -0.3 to $\mathrm{V}_{\mathrm{CC} 3}+0.3$ | V |
| Analog input settings | VA | OA, GA, SDA | TBD to TBD | V |
| Control inputs | $\mathrm{V}_{\mathrm{D}}$ | SDAEN, TM0, TM1, RS0, RS1, RSTN | -0.3 to $\mathrm{V}_{\mathrm{CC} 3}+0.3$ | V |
| Junction Temperature | $\mathrm{T}_{J}$ |  | 140 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Absolute maximum ratings are limiting values (referenced to $\mathrm{GND}=0 \mathrm{~V}$ ), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. All integrated circuits have to be handled with appropriate care to avoid damages due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.
2. Maximum ratings enable active inputs with ADC powered off.
3. Maximum ratings enable floating inputs with ADC powered on.

### 2.2 Recommended Conditions of Use

Table 2-2. Recommended Conditions of Use

| Parameter | Symbol | Comments | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supplies | $\mathrm{V}_{\mathrm{CC} 5}$ |  | 5.2 | V |
|  | $\mathrm{V}_{\text {CC3 }}$ |  | 3.3 | V |
|  | $\mathrm{V}_{\mathrm{CCO}}$ |  | 2.5 | V |
| Differential analog input voltage (Full Scale) | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}$ | $100 \Omega$ differential | 500 | mVpp |
| Clock input power level | $\mathrm{P}_{\text {CLK }} \mathrm{P}_{\text {CLKN }}$ | With $100 \Omega$ differential input With 1.3 Ghz sinewave input | +4 | dBm |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{c}} \mathrm{T}_{\mathrm{j}}$ | Commercial "C" grade Industrial "V" grade | $\begin{gathered} \mathrm{T}_{\mathrm{c}}>0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<90^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{c}}>-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<110^{\circ} \mathrm{C} \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |

### 2.3 Electrical Characteristics

Unless otherwise stated, requirements apply over the full operating temperature range (for performance) and at all power supply conditions.

Table 2-3. Electrical Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 12 |  |  | bit |
| POWER REQUIREMENTS |  |  |  |  |  |
| Power Supply voltage <br> - Analogue <br> - Analogue Core and Digital <br> - Output buffers ${ }^{(4)}$ | $\begin{aligned} & \text { VCC5 } \\ & \text { VCC3 } \\ & \text { VCCO } \end{aligned}$ | $\begin{gathered} 5 \\ 3.15 \\ 2.4 \end{gathered}$ | $\begin{aligned} & 5.2 \\ & 3.3 \\ & 2.5 \end{aligned}$ | $\begin{gathered} 5.5 \\ 3.45 \\ 2.6 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Power Supply current in 1:1 DEMUX Ratio <br> - Analogue <br> - Analogue Core and Digital <br> - Output buffers | I_VCC5 <br> I_VCC3 <br> I_VCCO |  | $\begin{gathered} 200 \\ 570 \\ 70 \end{gathered}$ |  | mA <br> mA <br> mA |
| Power Supply current in 1:2 DEMUX Ratio <br> - Analogue <br> - Analogue Core and Digital <br> - Output buffers | I_VCC5 <br> I_VCC3 <br> I_VCCO |  | $\begin{aligned} & 200 \\ & 570 \\ & 110 \end{aligned}$ |  | mA <br> mA <br> mA |
| Power dissipation <br> - 1:1 Ratio with standard LVDS output swing, 665 Msps output rate HRS = 1 <br> 1 GSps output rate HRS $=0$ <br> -1:2 Ratio with standard LVDS output swing 665 Msps output rate 1.33 GSps output rate | $\begin{aligned} & P_{D} \\ & P_{D} \\ & P_{D} \\ & P_{D} \end{aligned}$ |  | $\begin{gathered} 3.1 \\ 3.15 \\ \\ 3.22 \\ 3.22 \end{gathered}$ | $\begin{gathered} 3.2 \\ 3.25 \\ \\ 3.3 \\ 3.3 \end{gathered}$ | W |

LVDS Data and Data Ready Outputs

| Logic compatibility |  | LVDS differential |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Common Mode ${ }^{(1)}$ | VOCM | 1.125 | 1.25 | 1.375 | V |
| Differential output ( ${ }^{(1)(2)}$ | VODIFF | 250 | 350 | 450 | mV |
| Output level "High" ${ }^{(2)}$ | VOH | 1.25 | - | - | V |
| Output level "Low" (2) | VOL | - | - | 1.25 | V |
| Output data format |  | Binary |  |  |  |
| ANALOG INPUT |  |  |  |  |  |
| Input type |  | AC coupled |  |  |  |
| Analogue input Common mode (for DC coupled input) |  |  | 3.12 |  |  |
| Full scale input voltage range (differential mode) | VIN VINN | $\begin{aligned} & -125 \\ & -125 \end{aligned}$ |  | $\begin{aligned} & +125 \\ & +125 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Full scale analog input power level | PIN |  | -5 |  | dBm |
| Analog input capacitance (die only) | CIN |  | 0.3 (TBC) |  | pF |
| Input leakage current (VIN $=$ VINN $=0 \mathrm{~V}$ ) | IIN |  | 50 |  | $\mu \mathrm{A}$ |
| Analog Input resistance (Differential) | RIN | 96 | 100 | 104 | $\Omega$ |

## EV12AS200GS [Preliminary]

Table 2-3. Electrical Characteristics (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUT (CLK, CLKN) |  |  | DC or AC coupled |  |  |
| Input type | VICM |  | 2.72 |  | V |
| Clock Input Common Mode (for DC coupled clock) | PCLK | 0 | 4 | +10 | dBm |
| Clock Input power level (low phase noise sinewave input) <br> $100 \Omega$ differential | VCLK <br> VCLKN | $\pm 447$ | $\pm 708$ | $\pm 1410$ | mV |
| Clock input swing (differential voltage) on each clock input | CCLK |  | 0.3 |  | pF |
| Clock input capacitance (die only) | RCLK | 95 | 100 | 105 | $\Omega$ |
| Clock Input resistance (Differential) |  |  |  |  |  |

SYNC, SYNCN (active low)

| Logic compatibility |  | LVDS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Common Mode | VICM | 1.125 | 1.25 | 1.375 | V |
| Differential input | VIDIFF | 250 | 350 | 450 | mV |
| Input level "High" | VIH |  |  |  | V |
| Input level "Low" | VIL |  |  |  | V |

DIGITAL INPUTS (RS, SDAEN_n, TM_n)

| Logic low <br> - Resistor to ground <br> - Voltage level <br> - Input current | $\begin{aligned} & \mathrm{R}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ | 0 | $\begin{gathered} 10 \\ 0.5 \\ 450 \end{gathered}$ | $\begin{gathered} \Omega \\ \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| Logic high <br> - Resistor to ground <br> - Voltage level <br> - Input current | $\begin{aligned} & \mathrm{R}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IH}} \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \mathrm{k} \\ & 2.0 \end{aligned}$ | infinite <br> 150 | $\begin{gathered} \Omega \\ \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| OFFSET, GAIN \& SAMPLING DELAY ADJUST SETTINGS (OA, GA, SDA) |  |  |  |  |
| Min voltage for minimum Gain, Offset or SDA | Analog_min | $2^{*} V_{\text {cc3 }} / 3-0.5$ |  | V |
| Max voltage for maximum Gain, Offset or SDA | Analog_max |  | $2^{*} \mathrm{~V}_{\mathrm{cc3}} / 3+0.5$ | V |
| Input current for min setting | $I_{\text {min }}$ |  | 200 (TBC) | $\mu \mathrm{A}$ |
| Input current for nominal setting | $\mathrm{I}_{\text {nom }}$ |  | 50 (TBC) | $\mu \mathrm{A}$ |
| Input current for max setting | $I_{\text {max }}$ |  | 200 (TBC) | $\mu \mathrm{A}$ |

3WSI (sck, sld_n, mosi, reset_n, mode_n)

| Logic compatibility |  | 3.3V CMOS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Low Level input voltage | $\mathrm{V}_{\text {IL }}$ | 0 |  | 1 | V |
| High Level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.3 |  | $\mathrm{V}_{\text {cc3 }}$ | V |
| Low Level input current |  |  | TBD |  | $\mu \mathrm{A}$ |
| High Level input current |  |  | TBD |  | $\mu \mathrm{A}$ |
| DC ACCURACY |  |  |  |  |  |
| Missing codes | $\mathrm{M}_{\text {CODES }}$ | None allowed |  |  |  |
| Differential Non Linearity (for information only) | DNL+ |  | TBD |  | LSB |
| Differential Non Linearity (for information only) | DNL- |  | TBD |  | LSB |

Table 2-3. $\quad$ Electrical Characteristics (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Integral Non Linearity (for information only) | INL+ |  | TBD |  | LSB |
| Integral Non Linearity (for information only) | INL- |  | TBD |  | LSB |
| Gain central value ${ }^{(3)}$ | ADC $_{\text {GAIN }}$ | 0.9 | 1.0 | 1.1 |  |
| Gain error drift versus temperature (over $15^{\circ} \mathrm{C}$ ) |  |  |  | 0.15 (TBC) | dB |
| ADC offset ${ }^{(4)}$ | ADC $_{\text {OFFSET }}$ |  | TBD |  | LSB |

Notes: 1. Assuming $100 \Omega$ termination ASIC load.
2. VOH min and VOL max can never be 1.25 V at the same time when VODIFFmin.
3. The ADC Gain center value can be tuned to 1.0 thanks to Gain adjust function.
4. The ADC offset can be tuned to mid code 2048 thanks to Offset adjust function.

### 2.4 Dynamic Performance

Unless otherwise stated, requirements apply over the full operating temperature range (for performance) and at all power supply conditions assuming an external clock jitter of 75 fs rms . ADC internal clock jitter is 75 fs rms .

Table 2-4. Dynamic Performance

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC Analog Inputs |  |  |  |  |  |  |
| Full power Input Bandwidth | FPBW |  | 2.3 |  | GHz |  |
| Input voltage standing Wave Ratio up to 1.8 GHz (unpowered device) | VSWR |  | 1.2:1 |  |  |  |

$\mathbf{- 1}$ dBFS differential input mode, $50 \%$ clock duty cycle, +4 dBm differential clock, internal jitter $=75 \mathrm{fs} \mathrm{rms}$

| Signal to Noise And Distortion Ratio |  | SINAD |  |  | (1) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{FS}=1 \mathrm{GSps} \\ & \mathrm{FS}=1 \mathrm{GSps} \\ & \mathrm{FS}=1.33 \mathrm{GSps} \end{aligned}$ | $\begin{aligned} & \text { Fin }=665 \mathrm{MHz} \\ & \text { Fin }=1 \mathrm{GHz} \\ & \text { Fin }=1.3 \mathrm{GHz} \end{aligned}$ |  | $\begin{aligned} & 56.6 \\ & 55.9 \\ & 55.2 \end{aligned}$ | dBFS |  |
| Effective Number of Bits |  |  |  | Bit FS | (1) |
| $\mathrm{FS}=1 \mathrm{GSps}$ Fin $=665 \mathrm{MHz}$ <br> $\mathrm{FS}=1 \mathrm{GSps}$ Fin $=1 \mathrm{GHz}$ <br> $\mathrm{FS}=1.33 \mathrm{GSps}$ Fin $=1.3 \mathrm{GHz}$ | $\begin{aligned} & \text { Fin }=665 \mathrm{MHz} \\ & \text { Fin }=1 \mathrm{GHz} \\ & \text { Fin }=1.3 \mathrm{GHz} \end{aligned}$ | ENOB | $\begin{aligned} & 9.1 \\ & 9.0 \\ & 8.9 \end{aligned}$ |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| Signal to Noise Ratio | $\begin{aligned} & \text { Fin }=665 \mathrm{MHz} \\ & \text { Fin }=1 \mathrm{GHz} \\ & \text { Fin }=1.3 \mathrm{GHz} \end{aligned}$ | SNR | $\begin{aligned} & 58.1 \\ & 57.5 \\ & 56.6 \end{aligned}$ | dBFS |  |
| $\mathrm{FS}=1 \mathrm{GSps}$$\mathrm{FS}=1 \mathrm{GSps}$ |  |  |  |  |  |
|  |  |  |  |  |  |
| FS $=1.33 \mathrm{GSps}$ |  |  |  |  |  |
| Total Harmonic Distortion (25 harmonics) |  | ITHD |  | dBFS | (1) |
| $\mathrm{FS}=1 \mathrm{GSps}$ | Fin $=665 \mathrm{MHz}$ |  | 62 |  |  |
| $\mathrm{FS}=1 \mathrm{GSps}$ | Fin $=1 \mathrm{GHz}$ |  | 61.5 |  |  |
| $\mathrm{FS}=1.33 \mathrm{GSps}$ | Fin $=1.3 \mathrm{GHz}$ |  | 61 |  |  |

EV12AS200GS [Preliminary]

Table 2-4. Dynamic Performance (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Spurious Free Dynamic Range $\begin{array}{ll} \mathrm{FS}=1 \mathrm{GSps} & \text { Fin }=665 \mathrm{MHz} \\ \mathrm{FS}=1 \mathrm{GSps} & \text { Fin }=1 \mathrm{GHz} \\ \mathrm{FS}=1.33 \mathrm{GSps} & \text { Fin }=1.3 \mathrm{GHz} \end{array}$ | ISFDRI |  | $\begin{gathered} 66 \\ 65.5 \\ 65 \end{gathered}$ |  | dBFS | (1) |
| -12 dBFS differential input mode, $50 \%$ clock duty cycle, +4 dBm differential clock, internal jitter $=75$ fs rms |  |  |  |  |  |  |
| Signal to Noise And Distortion Ratio $\text { FS }=1.33 \mathrm{GSps} \quad \text { Fin }=1.3 \mathrm{GHz}$ | SINAD |  | 58.3 |  | dBFS |  |
| Effective Number of Bits $\text { FS }=1.33 \text { GSps } \quad \text { Fin }=1.3 \mathrm{GHz}$ | ENOB |  | 9.4 |  | Bit FS |  |
| Signal to Noise Ratio $\text { FS }=1.33 \text { GSps } \quad \text { Fin }=1.3 \mathrm{GHz}$ | SNR |  | 58.8 |  | dBFS |  |
| Total Harmonic Distortion (25 harmonics) $\text { FS }=1.33 \mathrm{GSps}$ $\text { Fin }=1.3 \mathrm{GHz}$ | ITHDI |  | 68 |  | dBFS |  |
| Spurious Free Dynamic Range $\mathrm{FS}=1.33 \mathrm{GSps} \quad \mathrm{Fin}=1.3 \mathrm{GHz}$ | ISFDR\| |  | 70 |  | dBFS |  |
| Broad band Performances |  |  |  |  |  |  |
| Noise Power Ratio <br> Notch centered on 800 MHz , notch width 10 MHz on $770 \mathrm{MHz}-1450 \mathrm{MHz}$ band ( $\sim 700 \mathrm{MHz}$ pattern) 1.5 GSps at optimum loading factor of -14 dBFS | NPR |  | 48 |  | dB |  |
| Noise Power Ratio <br> Notch centered on 1100 MHz , notch width 10 MHz on $770 \mathrm{MHz}-1450 \mathrm{MHz}$ band <br> 1.5 GSps at optimum loading factor of -14 dBFS | NPR |  | 48 |  | dB |  |

Note: 1. Value without taken into account $3^{\text {rd }}$ order harmonic (H3).

## EV12AS200GS [Preliminary]

### 2.5 Timing Characteristics and Switching Performances

Unless otherwise stated, requirements apply over the full operating temperature range (for performance) and at all power supply conditions

Table 2-5. Timing characteristics and Switching Performances

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING PERFORMANCE AND CHARACTERISTICS |  |  |  |  |  |  |
| Maximum clock frequency ${ }^{(1)}$ <br> 1:1 DEMUX Ratio <br> 1:2 DEMUX Ratio |  |  |  | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ | MHz |  |
| Minimum clock frequency ${ }^{(1)}$ |  | 300 |  |  | MHz |  |
| Maximum Output Rate per port (Data and Data Ready) <br> 1:1 DEMUX Ratio $\begin{aligned} & \mathrm{HRS}=1 \\ & \mathrm{HRS}=0 \end{aligned}$ <br> 1:2 DEMUX Ratio |  |  |  | $\begin{gathered} 750 \\ 1000 \\ 750 \end{gathered}$ | Msps |  |
| Analogue input frequency |  | 10 |  | 1500 | MHz |  |
| BER |  |  | $10^{-12}$ |  | Error/sample |  |
| TIMING |  |  |  |  |  |  |
| ADC settling time ( $\left.\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}=400 \mathrm{mV} \mathrm{pp}\right)$ | TS |  | TBD |  | ps |  |
| Overvoltage recovery time | ORT |  |  | TBD | ps |  |
| ADC step response (10\% to 90\%) |  |  | 170 |  | ps |  |
| Overshoot |  |  | 0.2 |  | \% |  |
| Ringback |  |  | 0.2 |  | \% |  |
| Sampling Clock duty cycle |  |  | 50 |  | \% |  |
| Minimum clock pulse width (high) | TC1 | 0.3 |  | 1.5 | ns |  |
| Minimum clock pulse width (low) | TC2 | 0.3 |  | 1.5 | ns |  |
| Aperture delay ${ }^{(1)}$ | TA |  | TBD |  | ns |  |
| Internal clock Jitter |  |  |  | 100 | fsrms |  |
| Output rise/fall time for DATA (20\% to 80\%) ${ }^{(3)}$ | TR/TF |  | 420 |  | ps | (3) |
| Output rise/fall time for DATA READY $(20 \% \text { to } 80 \%)^{(2)}$ | TR/TF |  | 350 |  | ps | (3) |
| Data output delay ${ }^{(4)}$ | TOD |  | TBD |  | ps | (3) |
|  | TDR |  | TBD |  | ps | (3) |
| Da | ITOD -TDRI |  | 0 |  | ps | (3) |
| Output Data to Data Ready propagation delay ${ }^{(5)}$ | TD1 |  | TBD |  | ps | (3) |
| Data Ready to Output Data propagation delay ${ }^{(5)}$ | TD2 |  | TBD |  | ps | (3) |

EV12AS200GS [Preliminary]

Table 2-5. Timing characteristics and Switching Performances (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Data Pipeline delay <br> 1:1 DEMUX Ratio <br> 1:2 DEMUX Ratio <br> Port A <br> Port B | TPD |  | $\begin{aligned} & 4 \text { (TBC) } \\ & 4 \text { (TBC) } \\ & 3 \text { (TBC) } \end{aligned}$ |  | Clock cycle |  |
| Data Ready Pipeline delay <br> 1:1 DEMUX Ratio <br> 1:2 DEMUX Ratio <br> Port A <br> Port B |  |  | $\begin{aligned} & 4.5 \text { (TBC) } \\ & 5 \text { (TBC) } \\ & 5 \text { (TBC) } \end{aligned}$ |  | Clock cycle |  |
| SYNC to DR, DRN <br> 1:1 DEMUX Ratio <br> 1:2 DEMUX Ratio | TRDR |  | $\begin{aligned} & 2.5 \\ & 2.6 \end{aligned}$ |  | ps |  |
| SYNC min pulse duration |  | See application note |  |  | ps |  |

Notes: 1. See Definition Of Terms.
2. Data Ready outputs are active on both rising and falling edges (DR/2 mode)
3. $100 \Omega / / \mathrm{C}_{\text {LOAD }}=2 \mathrm{pF} / / 2 \mathrm{nH}$ termination (for each single-ended output). Termination load parasitic capacitance derating value: $50 \mathrm{ps} / \mathrm{pF}$ (LVDS).
4. TOD and TDR propagation times are defined at package input/outputs. They are given for reference only.
5. Values for TD1 and TD2 are given for a 1.33 GSps external clock frequency ( $50 \%$ duty cycle). For different sampling rates, apply the following formula: TD1 = T/2 + (TOD-TDR) and TD2 = T/2-(TOD-TDR), where T=clock period. This places the rising edge (True-False) od the differential Data ready signal in the middle of the Output Data Valid window. This gives maximum setup and hold times for external acquisition. The difference (TD1-TD2) gives information if Data Ready is centered on the output data. If Data Ready is in middle TD1 $=$ TD2 $=$ Tdata/2. This places the rising edge (True-False) of the differential Data Ready signal in the middle of the Output Data valid window. This gives maximum setup and hold times for external data acquisition.

### 2.6 Timing Diagrams

Figure 2-1. Principle of Operation, DMUX 1:1


Figure 2-2. Principle of Operation, DMUX 1:2

VIN

CLK

A0...A11

B0...B11

DR


Figure 2-3. Power up Reset Timing Diagram (1:1 DMUX)


Figure 2-4. External Reset Timing Diagram (1:1 DMUX)


### 2.7 Definition of Terms

Table 2-6. Definition of Terms

| Abbreviation | Term | Definition |
| :---: | :---: | :---: |
| (Fs max) | Maximum Sampling Frequency | Sampling frequency for which ENOB < 6 bits |
| (Fs min) | Minimum Sampling frequency | Sampling frequency for which the ADC Gain has fallen by 0.5 dB with respect to the gain reference value. Performances are not guaranteed below this frequency. |
| (BER) | Bit Error Rate | Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. An error code is a code that differs by more than $\pm 16$ LSB from the correct code. |
| (FPBW) | Full power input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale $-1 \mathrm{~dB}(-1 \mathrm{dBFS})$. |
| (SSBW) | Small Signal Input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale $-10 \mathrm{~dB}(-10 \mathrm{dBFS})$. |
| (SINAD) | Signal to noise and distortion ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale ( -1 dBFS ), to the RMS sum of all other spectral components, including the harmonics except DC. |
| (SNR) | Signal to noise ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS sum of all other spectral components excluding the twenty five first harmonics. |
| (THD) | Total harmonic distortion | Ratio expressed in dB of the RMS sum of the first twenty five harmonic components, to the RMS input signal amplitude, set at 1 dB below full scale. It may be reported in dB (i.e, related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |
| (SFDR) | Spurious free dynamic range | Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below Full Scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dB (i.e., related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |
| (ENOB) | Effective Number Of Bits | ENOB =SINAD $-1.76+20 \log (A / F S / 2)$ Where A is the actual input amplitude and FS <br> is the full scale range of the ADC under test |
| (DNL) | Differential non linearity | The Differential Non Linearity for an output code i is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic. |
| (INL) | Integral non linearity | The Integral Non Linearity for an output code $i$ is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all IINL (i)I. |
| (TA) | Aperture delay | Delay between the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point), and the time at which $\left(\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {INN }}\right)$ is sampled. |
| (JITTER) | Aperture uncertainty | Sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point. |
| (TS) | Settling time | Time delay to achieve 0.2 \% accuracy at the converter output when a 80\% Full Scale step function is applied to the differential analog input. |
| (ORT) | Overvoltage recovery time | Time to recover 0.2 \% accuracy at the output, after a $150 \%$ full scale step applied on the input is reduced to midscale. |
| (TOD) | Digital data Output delay | Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load. |
| (TDR) | Data ready output delay | Delay from the falling edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load. |

EV12AS200GS [Preliminary]

Table 2-6. Definition of Terms (Continued)

| Abbreviation | Term | Definition |
| :---: | :---: | :---: |
| (TD1) | Time delay from Data transition to Data Ready | This gives maximum setup and hold times for external acquisition. The difference (TD1-TD2) gives information if Data Ready is centered on the output data. If Data Ready is in middle TD1 = TD2 $=$ Tdata/2. <br> This places the rising edge (True-False) of the differential Data Ready signal in the middle of the Output Data valid window. This gives maximum setup and hold times for external data acquisition |
| (TD2) | Time delay from Data Ready to Data |  |
| (TC) | Encoding clock period | TC1 = Minimum clock pulse width (high) TC = TC1 + TC2 TC2 = Minimum clock pulse width (low) |
| (TPD) | Pipeline Delay | Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking in account the TOD). |
| (TRDR) | Data Ready reset delay | Delay between the falling edge of the Data Ready output asynchronous Reset signal (RSTN) and the reset to digital zero transition of the Data Ready output signal (DR). |
| (TR) | Rise time | Time delay for the output DATA signals to rise from $20 \%$ to $80 \%$ of delta between low level and high level. |
| (TF) | Fall time | Time delay for the output DATA signals to fall from $20 \%$ to $80 \%$ of delta between low level and high level. |
| (PSRR) | Power supply rejection ratio | Ratio of input offset variation to a change in power supply voltage. |
| (NRZ) | Non return to zero | When the input signal is larger than the upper bound of the ADC input range, the output code is identical to the maximum code and the Out of Range bit is set to logic one. When the input signal is smaller than the lower bound of the ADC input range, the output code is identical to the minimum code, and the Out of range bit is set to logic one. (It is assumed that the input signal amplitude remains within the absolute maximum ratings). |
| (IMD) | InterModulation Distortion | The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third order intermodulation products. |
| (NPR) | Noise Power Ratio | The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. When applying a notch-filtered broadband white-noise signal as the input to the ADC under test, the Noise Power Ratio is defined as the ratio of the average out-of-notch to the average in-notch power spectral density magnitudes for the FFT spectrum of the ADC output sample test. |
| (VSWR) | Voltage Standing Wave Ratio | The VSWR corresponds to the ADC input insertion loss due to input power reflection. For example a VSWR of 1.2 corresponds to a 20dB return loss (ie. 99\% power transmitted and 1\% reflected). |

# EV12AS200GS [Preliminary] 

## 3. Pin Description

Figure 3-1. Pin Mapping Ci CGA (Top View)


EV12AS200GS [Preliminary]

Table 3-1. Pin Description

| Signal Name | Pin Number | Function | Dir. | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC5}}$ | L7, L8, L9, L10, M8, M10, N8, N10 | 5.2 V analog supply (Front-end Track \& Hold circuitry) <br> Referenced to AGND | N/A |  |
| $\mathrm{V}_{\mathrm{CC} 3}$ | $\begin{aligned} & \mathrm{J} 6, ~ J 11, ~ K 4, ~ K 5, ~ K 6, ~ K 11, ~ K 12, ~ \\ & \text { K13 } \end{aligned}$ | 3.3 V power supply (ADC Core, Regeneration and Logic, DEMUX circuitry and Timing circuitry) <br> Referenced to AGND | N/A |  |
| $\mathrm{V}_{\text {cco }}$ | A2, A15, B2, B15, C3, C14, D4, D5, D12, D13, E7, E8, E9, E10, F5, F8, F9, F12, G5, G6, G11, G12, H6, H11 | 2.5 V digital power supply (output buffers) Referenced to DGND | N/A |  |
| DGND | A16, B1, B16, C4, C13, D3, D6, D7, D8, D9, D10, D11, D14, E4, E5, E6, E11, E12, E13, F4, F6, F7, F10, F11, F13, G4, G13, H4, H5, H12, H13, J4, J5, J12, J13, L4, L5, L6, L11, L12, L13, M4, M5, M13, N5, N11, N12, N13, P5, P12, P13, R1, R2, R3, R15, R16, T1, T2, T3, T15, T16 | Digital Ground <br> DGND should be separated from AGND on board (the two planes can be reunited via 0 ohm resistors) | N/A |  |
| AGND | G7, G8, G9, G10, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10, M7, M9, N7, N9, P6, P7, P8, P9, P10, P11, R7, R8, R9, R10, R11, T7, T8, T11 | Analogue Ground AGND should be separated from DGND on board (the two planes can be reunited via 0 ohm resistors) | N/A |  |
| ANALOG INPUTS |  |  |  |  |
| VIN VINN | $\begin{aligned} & \text { T9 } \\ & \text { T10 } \end{aligned}$ | Analogue input (differential) with internal common mode <br> It should be driven in AC coupling. <br> Analogue input is sampled and converted on each positive transition of the CLK input. <br> Equivalent internal differential 100 ? input resistor. | 1 |  |
| CMIRef | N16 | Input common mode signal | 0 |  |

EV12AS200GS [Preliminary]

Table 3-1. $\quad$ Pin Description (Continued)

| Signal Name | Pin Number | Function | Dir. | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS |  |  |  |  |
| $\begin{aligned} & \text { CLK } \\ & \text { CLKN } \end{aligned}$ | $\begin{aligned} & \text { T6 } \\ & \text { R6 } \end{aligned}$ | Master sampling clock input (differential) with internal common mode at 2.65 V <br> It should be driven in AC coupling. <br> Equivalent internal differential $100 \Omega$ input resistor. | 1 |  |
| RESET INPUT |  |  |  |  |
| SYNC SYNCN | $\begin{aligned} & \text { T4 } \\ & \text { R4 } \end{aligned}$ | Reset input (active low). <br> It is available in case it is necessary to reset the ADC during operation (it is not mandatory to perform an external reset on the ADC for proper operation of the ADC as a power up reset is already implemented). <br> This reset is Synchronous, it is LVDS compatible. | 1 |  |

EV12AS200GS [Preliminary]

Table 3-1. $\quad$ Pin Description (Continued)

| Signal Name | Pin Number | Function | Dir. | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| DIGITAL OUTPUTS |  |  |  |  |
| A0, AON <br> A1, A1N <br> A2, A2N <br> A3, A3N <br> A4, A4N <br> A5, A5N <br> A6, A6N <br> A7, A7N <br> A8, A8N <br> A9, A9N <br> A10, A10N <br> A11, A11N | M1, M2 <br> L1, L2 <br> K1, K2 <br> J1, J2 <br> H1, H2 <br> G1, G2 <br> E1, E2 <br> D1, D2 <br> A4, B4 <br> A5, B5 <br> A6, B6 <br> A7, B7 | In-phase (Ai) and inverted phase (AiN) digital outputs on DEMUX Port A (with $\mathrm{i}=0 . . .11$ ) <br> Differential LVDS signal <br> AO is the LSB, A11 is the MSB <br> The differential digital output data is transmitted at clock rate divide by DMUX ratio (refer to RS0 and RS1 settings). <br> Each of these outputs should be terminated by 100 ? differential resistor placed as close as possible to the differential receiver. | O |  |
| BO, BON <br> B1, B1N <br> B2, B2N <br> B3, B3N <br> B4, B4N <br> B5, B5N <br> B6, B6N <br> B7, B7N <br> B8, B8N <br> B9, B9N <br> B10, B10N <br> B11, B11N | M16, M15 <br> L16, L15 <br> K16, K15 <br> J16, J15 <br> H16, H15 <br> G16, G15 <br> E16, E15 <br> D16, D15 <br> A13, B13 <br> A12, B12 <br> A11, B11 <br> A10, B10 | In-phase (Bi) and inverted phase ( BiN ) digital outputs on DEMUX Port B (with $\mathrm{i}=0 . . .11$ ) <br> Differential LVDS signal <br> $B 0$ is the LSB, B11 is the MSB <br> The differential digital output data is transmitted at clock rate divide by DMUX ratio (refer to RS0 and RS1 settings). <br> Each of these outputs should be terminated by $100 \Omega$ differential resistor placed as close as possible to the differential receiver. | 0 |  |

Table 3-1. $\quad$ Pin Description (Continued)

| Signal <br> Name | Pin Number | Function | Dir. | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PCB_A } \\ & \text { PCB_AN } \end{aligned}$ | $\begin{aligned} & \text { F1 } \\ & \text { F2 } \end{aligned}$ | Parity Check Bit port A | O | AN |
| $\begin{aligned} & \text { PCB_B } \\ & \text { PCB_BN } \end{aligned}$ | $\begin{aligned} & \text { F16 } \\ & \text { F15 } \end{aligned}$ | Parity Check Bit port B | 0 |  |
| DR DRN |  | In-phase (DR) and inverted phase (DRN) global data ready digital output clock <br> Differential LVDS signal <br> The differential digital output clock is used to latch the output data on rising and falling edge. The differential digital output clock rate is (CLK/2) divided by the DMUX ratio (provided by RS0 and RS1 pins). <br> This differential digital output clock should be terminated by $100 \Omega$ differential resistor placed as close as possible to the differential receiver. | O |  |
| ADDITIONAL FUNCTIONS |  |  |  |  |
| Reserved | N14 | Reserved pin/ To keep NC | 1 |  |
| TM_n | N6 | Test Mode | 1 | Driving by resistor: 10 ohm or 10 kohm Driving by voltage: 0.5 V or 2 V |
| RS | M6 | DEMUX Ratio Selection 7 | 1 |  |
| SDAEN_n | R12 | Sampling delay adjust enable | 1 |  |
| SDA | T12 | Sampling delay adjust | 1 |  |
| GA | P4 | Gain Adjust | 1 |  |
| OA | N4 | Offset Adjust | 1 |  |

EV12AS200GS [Preliminary]

Table 3-1. $\quad$ Pin Description (Continued)

| Signal Name | Pin Number | Function | Dir. | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| SA | P14 | Reserved | I | To leave unconnected or must be connected to 2.2 V through a potential divider |
| mode_n | P16 | SPI Enable (active Low) <br> a. " 1 " $\diamond$ SPI not active <br> b. "0" --< SPI active | 1 |  |
| sclk | T13 | SPI write only clock. Serial data on mosi signal is shifted into SPI synchronously to this signal on positive transition of sck. | 1 |  |
| mosi | T14 | SPI write only serial data input. Shifted into SPI while sld_n is active (low). | 1 |  |
| Sld_n | R13 | SPI write only Serial load enable input. When this signal is active (low), sck is used to clock data present on mosi signal. | 1 |  |
| Reset_n | R14 | SPI write only asynchronous reset input signal. This signal allows to reset internal values of the SPI to their default value. | 1 |  |
| DIODEA | P3 | Die Junction temperature monitoring (anode) |  |  |
| DIODEC | N3 | Die Junction temperature monitoring (cathode) |  |  |
| NC(DGND) | A3, A8, A14, B3, B8, B14, C1, C2, C5, C6, C7, C8, C9, C10, C11, C12, C15, C16, E3, E14, F3, F14, G3, G14, H3, H14, J3, J14, K3, K14, L3, L14, M3, M11, M12, M14, N1, N2, N15, P1, P2, P15, R5, T5 | Non connected pins, to be connected on board to DGND |  |  |

## 4. Functional Description

### 4.1 List of Functions

- External synchronous LVDS reset (SYNC, SYNCN)
- Write only 3WSI-like digital interface (gain, offset, sampling delay adjust, DMUX ratio selection, test modes)
- ADC Gain adjust
- ADC Offset adjust
- Sampling delay adjust
- Dynamic Test Mode (alignment sequence)
- Data Ready common to the 2 output ports
- HSR function
- RES function
- TRIGGER function

Table 4-1. Function Descriptions


## EV12AS200GS [Preliminary]

The different functions could be enabled by external dedicated command pin and/or 3WSI interface according the table below.

Table 4-2. ADC Mode Settings - Summary by external or by the 3WSI

| Function | 3WSI | External command pin | Description |
| :---: | :---: | :---: | :---: |
| TM_n | yes | yes | Test mode ON/OFF (Active LOW) |
| TESTTYPE | yes (2 bits) | no | Test Type : dynamic or static pattern (static pattern : 3WSI only) |
| SDAEN_n | yes | yes (fine only) | Sampling Delay Adjust ON/OFF (Active LOW) |
| SDA_fine | yes (8 bits) | yes ( $2,2 \mathrm{~V} \pm 0,5 \mathrm{~V}$ ) | SDA Fine tuning ( $0->255$ for 3wsi or 1,7V -> 2,7V external) |
| SDA_coarse | yes (2 bits) | no | SDA Coarse tuning (3WSI Only) : "00" -> 0ps, "01" -> 30ps, "10" -> 60ps, "11" -> 90ps |
| RS | yes | yes | Demux Ratio Select : "1" : 1:2 mode, "0" : 1:1 mode |
| GAIN ADJUST | yes (10 bits) | yes ( $2,2 \mathrm{~V} \pm 0,5 \mathrm{~V}$ ) | Gain Adjust ( 0 -> 1023 for 3wsi or 1,7V -> 2,7V external) |
| OFFSET ADJUST | yes (10 bits) | yes ( $2,2 \mathrm{~V} \pm 0,5 \mathrm{~V}$ ) | Offset Adjust (0 -> 1023 for 3wsi or 1,7V -> 2,7V external) |
| mode_n | no | yes | 3wsi ON/OFF (Active LOW, all other settings are external if OFF) |
| trig_sel_n | yes | no | SYNC Behavior : "1" : Trigger Mode, "0" : Syncronization Mode |
| res | yes | no | SYNC Active Edge ("1" : falling, "0" : rising) |
| hsr | yes | no | Sampling Rate Mode (1:1 demux ratio) : "1" : Half speed, "0" : Full Speed |

### 4.2 External Reset (SYNC, SYNCN)

An external LVDS reset (SYNC, SYNCN) is available in case it is necessary to reset the ADC during operation (it is not mandatory to perform an external reset on the ADC for proper operation of the ADC as a power up reset is already implemented). This reset is LVDS compatible. It is active low. It is asynchronous but is relatched internally to the sampling clock.

### 4.3 Mode (mode_n) function

It is possible to activate the digital interface via the mode_n signal, external command.
The coding table for the mode is given in Table 4-3.
Table 4-3. Mode Coding

| Function | Logic Level | Electrical Level | Description |
| :--- | :--- | :--- | :--- |
| Mode_n | 0 | $10 \Omega$ to ground | Digital interface active |
|  | 1 | Digital interface inactive (default mode) |  |
|  |  |  |  |

Description of the 3WSI interface are described in Section 4.12 on page 29.
When the 3WSI functions are activated (mode_n active), the hardware commands are disabled.
When the hardware commands are activated (mode_n disabled), the values of the register can not be modified and are set to default.

## EV12AS200GS [Preliminary]

### 4.4 DEMUX Ratio Select (RS) Function

Two DEMUX Ratios can be selected via the RS pin or via the 3WSI.
ADC in 1:1 Ratio

Input Words:
1, 2, 3, 4, 5, 6, 7, $8 \ldots$


Output Words:
$\begin{array}{lll}\text { Port A } & 1 & 2 \\ \text { Port B } & \text { Not Used }\end{array}$
Port B Not Used

ADC in 1:2 Ratio

Input Words:
$1,2,3,4,5,6,7,8 \ldots$

Output Words:


| Port A | 1 | 3 | 5 |
| :--- | :--- | :--- | :--- |
| Port B | 2 | 4 |  |

Note that Data of the different ports are synchronous: they appear at the same instant on each port.

### 4.4.1 DEMUX ratio selection with the external command (RS pin)

Two DEMUX Ratios can be selected thanks to pin RS according to the table below.
Table 4-4. Ratio Select Coding

| Function | Logic Level | Electrical Level | Description |
| :--- | :--- | :--- | :--- |
| RS | 0 | $10 \Omega$ to ground | $1: 1$ DEMUX Ratio (Port A) |
|  | 1 | $10 \mathrm{~K} \Omega$ to ground | $1: 2$ DEMUX Ratio (Ports A and B) |
|  |  | $\mathrm{N} / \mathrm{C}$ |  |

### 4.4.2 DEMUX Ratio Selection with 3WSI

This mode is selectable when WSI interface (Mode_n $=0$ ) is activated and when the bit D0 of the state register is set to 0 .

Please refer to State register coding for more details in Section 4.12 "ADC 3WSI Description (ADC Controls)" on page 29.

Table 4-5. $\quad$ State Register Coding

| Label |  | Coding | Description | Default Value |
| :---: | :---: | :---: | :--- | :---: |
| RS | D0 | 0 | $1: 1$ DMUX mode | 1 |
|  |  | 1 | $1: 2$ DMUX mode |  |

## EV12AS200GS [Preliminary]

### 4.5 Test Mode (TM_n) Function

This mode can be selected thanks to pin TM_n according to the table below or 3WSI interface.

### 4.5.1 Test Mode with the external command (TM_n pin)

One dynamic test mode is made available in order to test the outputs of the ADC; this test mode corresponds to a pseudo random sequence with a period of 16 .

The coding table for the Test mode is given in Table 4-6 on page 24.
Table 4-6. Test Mode Coding

| Function | Logic Level | Electrical Level | Description |
| :--- | :--- | :--- | :--- |
| TM_n | 0 | $10 \Omega$ to ground | Alignment pattern ON (period of 16) see <br> Figure 4-1 |
|  | 1 | $10 \mathrm{~K} \Omega$ to ground | Normal conversion mode (default mode) |
|  |  | $\mathrm{N} / \mathrm{C}$ |  |

### 4.5.2 Test Mode with 3WSI

This mode is selectable when 3WSI interface ( $M$ ode_n $=0$ ) is activated and when the bit D2 of the stare register is set to 0 .

Please refer to State register coding for more details in Section 4.12 "ADC 3WSI Description (ADC Controls)" on page 29.

## Description

Table 4-7. $\quad$ Test Register Coding (Address 0101)

| Label | Coding | Description | Default Value |
| :--- | :---: | :--- | :---: |
| TEST TYPE <1:0> | 00 | VOL Test mode ON | 14 |
|  | 01 | VOH Test mode ON |  |
|  | 10 | Unused |  |
|  | 11 | Alignment Pattern ON <br> (period 16) |  |

Test Mode functionalities
Notes: Alignment pattern is described in Figure 6.

Goals:
Validation at full speed of interface between ADC and FPGA in both DMUX 1:1 or DMUX 1:2 modes. Verification of synchronization of output data between different ADC (Output data shift after external synchronization pulse).

## Basic Sequence

Period of 16 cycles of output datarate.
Slow transitions at datarate/4 or datarate/2 (full swing).
Fast transitions at datarate (reduced swing).
Easy to use for synchronization (start with four consecutive "0").

## Output Data

Adapted to DMUX mode to have validation at full datarate in each mode.
Same data between port A and Port B in DMUX 1:2 mode Parity Bit (PC) handled like other bits (no parity calculation) during Test mode.

Figure 4-1. Alignment Pattern Timing Diagram

## Cycle

CLKTEST
CLK in DMUX 1:1
CLK / 2 in DMUX 1:2
Basic Sequence


### 4.6 Sampling Delay adjust (SDA)

Sampling delay adjust (SDA pin) allows to tune the sampling ADC aperture delay (TA) around its nominal value.

This feature is particularly interesting for interleaving ADCs to increase sampling rate.
This function can be activated either by external command or the 3WSI.

### 4.6.1 Sampling Delay adjust (SDA) function with the external command (SDA pin)

This functionality is enabled thanks to the SDAEN_n signal, which is active at low level (when tied to ground) and inactive at high level ( $10 \mathrm{~K} \Omega$ to Ground, or tied to $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, or left floating).
The coding table for the SDAEN_n is given in Table 4-8.
Table 4-8. SDAEN_n Coding

| Function | Logic Level | Electrical Level | Description |
| :--- | :---: | :--- | :--- |
| SDAEN_n | 0 | $10 \Omega$ to ground | Sampling delay adjust enabled |
|  | 1 | $10 \mathrm{~K} \Omega$ to ground | Sampling delay adjust disabled |
|  |  |  |  |

## Description :

With the external command (SDA pin), it is possible to tune the sampling ADC aperture delay by applying a control voltage on SDA pin.
Typical tuning range is from 0 to 30 ps for applied control voltage varying between $\pm 0.5 \mathrm{~V}$ around $2^{*} \mathrm{Vcc} 3 / 3$.on SDA pin.

This tunable delay is in addition to the default value for coarse SDA fixed in the 3WSI register ( $\sim 60 \mathrm{ps}$ ). If not used, this function should be disabled via SDAEN_n set to high level.

## EV12AS200GS [Preliminary]

### 4.6.2 Sampling Delay adjust (SDA) function with 3WSI interface

This mode is selectable when 3WSI interface $\left(\operatorname{Mode} \_\mathrm{n}=0\right)$ is activated and when the bit D1 (SDAEN_n) of the stare register is set to 0 .

Please refer to State register coding for more details in Section 4.12 "ADC 3WSI Description (ADC Controls)" on page 29.

## Description

Table 4-9. $\quad$ SDA Register Mapping (Address 0011)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NC | NC | $\begin{gathered} \text { SDA } \\ \text { coarse<1:0> } \end{gathered}$ |  | SDA fine <7:0> |  |  |  |  |  |  |  |

Table 4-10. SDA Register Description

| Description | Default <br> register <br> Value | Default <br> parameter <br> value | Register <br> value for <br> Max Value | Parameter <br> Max Value | Register <br> value for <br> Min Value | Parameter <br> Min Value | Step |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sampling Delay <br> Adjust coarse | $0 \times 02$ | 60 ps | $0 \times 03$ | 90 ps | $0 \times 00$ | 0 ps | 30 ps |
| Sampling Delay <br> Adjust fine | $0 \times 00$ | 0 ps | $0 \times F F$ | 30 ps | $0 \times 00$ | 0 ps | 120 fs |

Total SDA delay is given by SDA coarse value in addition to SDA fine value.
SDA coarse register [1:0] allows a variation step of $0,30 \mathrm{ps}, 60 \mathrm{ps}$ or 90 ps .
SDA fine register [7:0] allows a fine step of 120fs between a range of 0 to 30 ps
So the Sampling Delay adjusts with the 3WSI interface could vary from 0 ps up to 120 ps with a step of 120 fs .

### 4.7 Gain Adjust (GA) Function

This function allows adjusting ADC Gain so that it can always be tuned to 1.0
This function could be activated either by external command or the 3WSI.

### 4.7.1 Gain Adjust Function with the External Command (GA Pin)

The ADC Gain can be tuned by $\pm 10 \%$ by tuning the voltage applied on GA by $\pm 0.5 \mathrm{~V}$ around $2^{\star} \mathrm{V}_{\mathrm{CC}} / 3$.

### 4.7.2 Gain Adjust Function with the 3WSI

This mode is selectable when $3 W$ SI interface $($ Mode_n $=0)$ is activated.
Please refer to State register coding for more details in Section 4.12 "ADC 3WSI Description (ADC Controls)" on page 29.

## Description

Table 4-11. GA Register Mapping (Address 0001)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GA<9:0> |  |  |  |  |  |  |  |  |  |

The ADC Gain can be tuned by $\pm 10 \%$ by step of 0.8 LSB .

## EV12AS200GS [Preliminary]

Table 4-12. GA Register Description

| Description | Default register Value | Default parameter value | Register value for Max Value | Parameter Max Value | Register value for Min Value | Parameter Min Value | Step |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GA register $<9: 0>$ | 0x200 | $\begin{aligned} & 1 \text { (500mVpp } \\ & 4096 \text { LSB) } \end{aligned}$ | 0x3FF | $\begin{gathered} 1.10(550 \\ \mathrm{mVpp} 4506 \\ \text { LSB }) \end{gathered}$ | 0x000 | $\begin{gathered} 0.90 \\ \text { (450mVpp } \\ 3686 \text { LSB) } \end{gathered}$ | $\begin{gathered} 0.0002 \\ (0.097 \mathrm{mV} \\ 0.8 \mathrm{LSB}) \end{gathered}$ |

### 4.8 Offset Adjust (OA) Function

This function allows to adjust ADC Offset so that it can always be tuned to mid-code 2048.
This function could be activated either by external command or the 3WSI.

### 4.8.1 Offset Adjust Function with the External Command (OA Pin)

The ADC Offset can be tuned by $\pm 195 \mathrm{LSB}( \pm 23.8 \mathrm{mV})$ by tuning the voltage applied on OA by $\pm 0.5 \mathrm{~V}$ around $2^{*} \mathrm{~V}_{\mathrm{cc} 3} / 3$.
$2^{*} \mathrm{~V}_{\mathrm{cc} 3} / 3+0.5 \mathrm{~V}$ gives the most negative offset variation and $2^{*} \mathrm{~V}_{\mathrm{cc} 3} / 3-0.5 \mathrm{~V}$ gives the most positive offset variation.

### 4.8.2 Offset Adjust Function with the 3WSI

This mode is selectable when $3 W$ SI interface (Mode_n $=0$ ) is activated.
Please refer to State register coding for more details in Section 4.12 "ADC 3WSI Description (ADC Controls)" on page 29.

## Description

Table 4-13. OA Register Mapping (Address 0010)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OA<9:0> |  |  |  |  |  |  |  |  |  |

The ADC offset can be tuned by $\pm 195 \mathrm{LSB}$ by step of 0.38 LSB .
Table 4-14. OA Register Description

| Description | Default <br> register <br> Value | Default <br> parameter <br> value | Register <br> value for <br> Max Value | Parameter <br> Max Value | Register <br> value for <br> Min Value | Parameter <br> Min Value | Step |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Offset Adjust | $0 \times 200$ | 0 LSB | $0 \times 000$ | +195 LSB <br> $(+23.8 \mathrm{mV})$ | $0 \times 3 F F$ | -195 LSB <br> $(-23.8 \mathrm{mV})$ | 0.38 LSB <br> $(0.046 \mathrm{mV})$ |

### 4.9 HSR (High Sampling Rate) Function

This function is only selectable via the 3WSI.
Please refer to State register coding for more details in Section 4.12 "ADC 3WSI Description (ADC Controls)" on page 29.
In DMUX1:1 it allows to output data faster up to 1 GHz instead of half speed (by default) by increasing current of output stages.

Note: There is a small consumption increase.

## EV12AS200GS [Preliminary]

### 4.10 RES Function

This function is only selectable via the 3WSI.
Please refer to State register coding for more details in Section 4.12 "ADC 3WSI Description (ADC Controls)" on page 29.

This function allows changing the active edge of the SYNC signal

### 4.11 TRIGGER Function

This function is only selectable via the 3WSI.
Please refer to State register coding for more details in Section 4.12 on page 29.
This function allows to help to synchronise multiple ADCs.
The pulse applied on SYNC is outputted after pipeline on the Parity Check pins (PCB_A) \& (PCB_B) in DMUX 1:2.

Figure 4-2. Trigger Mode Diagram


### 4.12 ADC 3WSI Description (ADC Controls)

The digital interface of the ADC is activated via the mode_n signal (active low).

### 4.12.1 $\quad$ 3WSI Timing Description

The $3 W \mathrm{WI}$ is a synchronous write only serial interface made of 4 wires:

- "reset_n" : asynchronous 3WSI reset, active low
- "sck" : serial clock input
- "sld_n" : serial load enable input
- "mosi" : serial data input.

The 3WSI gives a "write-only" access to up to 16 different internal registers of up to 12 bits each. The input format is fixed with always 4 bits of register address followed by always 12 bits of data. Address and data are entered MSB first.
The write procedure is fully synchronous with the clock rising edge of "sclk" and described in the write chronogram hereafter.
"sld_n" and "mosi" are sampled on each rising clock edge of "sclk" (clock cycle).
"sld_n" must be set at " 1 " when no write procedure is done.
A write starts on the first clock cycle with "sld_n" at " 0 ". "sldn" must stay at " 0 " during the complete write procedure.
In the first 4 clock cycles with "sld_n" at " 0 ", 4 bits of register address from MSB (a[3]) to LSB (a[0]) are entered.

In the next 12 clock cycles with "sld_n" at "0", 12 bits of data from MSB (d[11]) to LSB (d[0]) are entered.
This gives 16 clock cycles with "sld_n" at " 0 " for a normal write procedure.
A minimum of one clock cycle with "sld_n" returned at " 1 " is requested to end the write procedure, before the interface is ready for a new write procedure.

Any clock cycle with "sld_n" at "1" before the write procedure is completed interrupts this procedure and no data transfer to internal registers is done.

Additional clock cycles with "sld_n" at "0" after the parallel data transfer to the register (done at 15 tth consecutive clock cycle with "sld_n" at " 0 ") do not affect the write procedure and are ignored.
It is possible to have only one clock cycle with "sld_n" at "1" between two following write procedures.
12 bits of data must always be entered even if the internal addressed register has less than 12 bits. Unused bits (usually MSB's) are ignored. Bit signification and bit position for the internal registers are detailed in the chapter "Registers".
The "reset" pin combined with the "sld_n" pin can be used as a reset to program the chip to the "reset setting".

- "reset_n" high: no effect
- "reset_n" low and "sld_n" low: programming of registers to default values

Figure 4-3. 3WSI Timing Diagram


Timings related to 3WSI are given in the table below
Table 4-15. $\quad$ 3WSI Timings

| Name | Parameter | Min | Typ | Max | Unit | Note |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Tsck | Period of sck | 10 |  |  | ns |  |
| Twsck | High or low time of sck | 5 |  |  | ns |  |
| Tssld_n | Setup time of sldn before rising edge of sck | 4 |  |  | ns |  |
| Thsld_n | Hold time of sld_n after rising edge of sck | 2 |  |  | ns |  |
| Tsmosi | Setup time of mosibefore rising edge of sck | 4 |  |  | ns |  |
| Thmosi | Hold time of sdata after rising edge of sck | 2 |  |  | ns |  |
| Twlreset_n | Minimum low pulse width of reset | 5 |  |  | ns |  |
| Tdreset_n | Minimum delay between an edge of reset <br> and the rising edge of sck | 10 |  |  | ns |  |

## EV12AS200GS [Preliminary]

### 4.12.2 3WSI: Address and Data Description

This 3WSI is activated with the control bit sld_n going low (please refer to "write timing" in next section). The length of the word is 16 bits: 12 for the data and 4 for the address.
The maximum serial logic clock frequency is 100 MHz .
Table 4-16. Registers Mapping

| Address | Label | Description | Default Setting |
| :--- | :--- | :--- | :--- |
| 0000 | State Register | DMUX ratio Selection Sampling Delay Adjust Enable <br> Test Mode Enable Output clock division ratio selection <br> Trigger mode selection | 0x7FF |
| 0001 | GA Register | Gain adjust register | $0 \times 200$ |
| 0010 | OA Register | Offset adjust register | $0 \times 200$ |
| 0011 | SDA Register | Sampling delay adjust register | $0 \times 002$ |
| 0100 | SA | reserved | $0 \times 1 F$ |
| 0101 | Test Register | Test modes register | $0 \times 03$ |
| 0110 |  | reserved |  |
| 0111 | reserved | reserved |  |
| 1000 to 1111 |  |  |  |

### 4.12.3 State Register (Address 0000)

Table 4-17. State Register Mapping (Address 0000)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved |  | TRIG_SEL_N | RES | HSR | reserved |  | TM_n | SDAEN_n | RS |  |  |

Table 4-18. State Register Coding (Address 0000)

| Label |  | Coding | Description | Default Value |
| :---: | :---: | :---: | :---: | :---: |
| RS | D0 | 0 | 1:1 DMUX mode | 1 |
|  |  | 1 | 1:2 DMUX mode |  |
| SDAEN_n | D1 | 0 | Sampling Delay Adjust function Enabled | 1 |
|  |  | 1 | Sampling Delay Adjust function Disabled |  |
| TM_n | D2 | 0 | Test Mode ON (refer to register at address 0101) | 1 |
|  |  | 1 | Test Mode OFF |  |
| reserved | D3 | 1 | Should be connected to 1 | 1 |
| reserved | D4 | 1 | Should be connected to 1 | 1 |
| reserved | D5 | 1 | Should be connected to 1 | 1 |
| HSR | D6 | 0 | Full Sampling rate mode in 1:1 DMUX Mode ON | 1 |
|  |  | 1 | Half Sampling rate mode in 1:1 DMUX Mode ON |  |
| RES | D7 | 0 | RESET edge select: rising edge | 1 |
|  |  | 1 | RESET edge select: falling edge |  |

## EV12AS200GS [Preliminary]

Table 4-18. State Register Coding (Address 0000) (Continued)

| Label |  | Coding | Description | Default Value |
| :--- | :---: | :---: | :--- | :---: |
| TRIG_SEL_N | D8 | 0 | Trigger mode (Trigger pulse on PCB_X if <br> positive pulse on SYNC. Internal <br> synchronization inhibited, where X = A or B) | 1 |
|  |  | 1 | Synchronization mode (Synchronization of <br> internal functions on positive pulse on SYNC) |  |
|  | D9 |  |  | 1 |
| reserved | D10 |  |  | 1 |
| reserved | D11 |  |  | 1 |

Notes: 1. HSR: when the digital interface is not active, default mode is DMUX $1: 1$ at half sampling speed. When HSR is set to 0 , power consumption will slightly increase in order to allow for 1 GSps operation in DMUX 1:1.
2. Test pattern function "Always running" : Internal synchronization not affected by mode (TM_n) change.
3. Bit D3, D4, D5, D9, D10, D11 are reserved.
4. Synchronization and Trigger modes

### 4.12.4 GA Register (Address 0001)

Table 4-19. GA Register Mapping (Address 0001)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GA<9:0> |  |  |  |  |  |  |  |  |  |

### 4.12.5 OA Register (Address 0010)

Table 4-20. OA Register Mapping (Address 0010)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OA<9:0> |  |  |  |  |  |  |  |  |  |

### 4.12.6 SDA Register (Address 0011)

Table 4-21. $\quad$ SDA Register Mapping (Address 0011)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SDA <br> coarse $<1: 0>$ | SDA fine $<7: 0>$ |  |  |  |  |  |  |  |  |

### 4.12.7 SA Register (Address 0100)

Table 4-22. $\quad$ SA Register Mapping (Address 0100)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | SA $4: 0>$ |  |  |  |  |

Note: Reserved register.

EV12AS200GS [Preliminary]

Table 4-23. Registers 0001 to 0100 Summary

| Address | Description | Default register Value | Default parameter value | Register value for Max Value | Parameter Max Value | Register value for Min Value | Parameter Min Value | Step |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | Gain Adjust | 0x200 | $\begin{gathered} 1 \\ (500 \mathrm{mVpp} \\ 4096 \mathrm{LSB}) \end{gathered}$ | 0x3FF | $\begin{gathered} 1.10 \\ \text { (550 mVpp } \\ 4506 \mathrm{LSB} \text { ) } \end{gathered}$ | 0x000 | $\begin{gathered} 0.90 \\ \text { (450mVpp } \\ 3686 \text { LSB) } \end{gathered}$ | $\begin{gathered} 0.032 \\ (0.195 \mathrm{mV} \\ 1.6 \mathrm{LSB}) \end{gathered}$ |
| 0010 | Offset Adjust | 0x200 | 0 LSB | 0x000 | $\begin{aligned} & +128 \mathrm{LSB} \\ & (+15.6 \mathrm{mV}) \end{aligned}$ | 0x3FF | $\begin{aligned} & -128 \mathrm{LSB} \\ & (-15.6 \mathrm{mV}) \end{aligned}$ | $\begin{aligned} & 0.25 \mathrm{LSB} \\ & (0.03 \mathrm{mV}) \end{aligned}$ |
| 0011 | Sampling Delay Adjust coarse | $0 \times 02$ | 60 ps | $0 \times 03$ | 90 ps | 0x00 | 0 ps | 30 ps |
|  | Sampling Delay Adjust fine | $0 \times 00$ | 0 ps | 0xFF | 30 ps | $0 \times 00$ | 0 ps | 120 fs |
| 0100 | SA(1) | 0x1F | NA | NA | NA | NA | NA | NA |

Note: 1. Reserved register.

### 4.12.8 Test Register (Address 0101)

Table 4-24. Test Register Mapping (Address 0101)

| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| <Unused> |  |  |  |  |  |  |  |  |  |  |  |  |  |  | TEST TYPE |

## EV12AS200GS [Preliminary]

## 5. Package Description

### 5.1 CLGA255 Outline

### 5.1.1 Top View

Figure 5-1. Ci-CGA255 Top View


All units in mm
Sealring is connected to AGND

EV12AS200GS [Preliminary]

### 5.1.2 Bottom View

Figure 5-2. Ci-CGA255 Bottom View


All units in mm

EV12AS200GS [Preliminary]

### 5.1.3 Side View

Figure 5-3. Ci-CGA255 Side View

| $/ / 0.30 \mathrm{~T}$ |
| :--- | :--- |



All units in mm

Figure 5-4. Ci-CGA255 Cross Section


All units in mm.
Die backplane is connected to AGND

### 5.1.5 Thermal Characteristics of CI-CGA255

Assumptions:

- Die thickness = 300 $\mu \mathrm{m}$
- No convection
- Pure conduction
- No radiation
- Rth Junction -bottom of columns (NTK SCI - 0.89 mm diameter) $=9.68^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction -bottom of columns (6Sigma Column array - 0.508 mm diameter) $=11.43^{\circ} \mathrm{C} / \mathrm{W}$
- Rthj-top of lid $=15^{\circ} \mathrm{C} / \mathrm{W}$
- Rthj-board (JEDEC JESD51-8) $=13^{\circ} \mathrm{C} / \mathrm{W}$ (board size $=39 \times 39 \mathrm{~mm}, 1.6 \mathrm{~mm}$ thickness)

Assumptions:

- Convection according to JEDEC
- Still air
- Horizontal 2s2p board
- Rth-j-a $($ JEDEC $)=25.3^{\circ} \mathrm{C} / \mathrm{W}$ (board size $114.3 \times 76.2 \mathrm{~mm}, 1.6 \mathrm{~mm}$ thickness)

Assumptions:

- Convection according to JEDEC, except larger board dimensions and one additional copper plane
- Still air
- Horizontal 2s3p board
- Rth-j-a (JEDEC) $=18.9^{\circ} \mathrm{C} / \mathrm{W}$ (board size $260 \times 220 \mathrm{~mm}, 1.6 \mathrm{~mm}$ thickness)


## EV12AS200GS [Preliminary]

## 6. Ordering Information

Table 6-1. Ordering Information

| Part Number | Package | Temperature Range | Screening Level | Comments |
| :--- | :--- | :---: | :---: | :--- |
| EVX12AS200GS | CI CGA 255 | Ambient | Prototype |  |
| EV12AS200GS-EB | CI CGA 255 | Ambient | Prototype | Evaluation board |

## How to reach us

Home page: www.e2v.com

## Sales offices:

## Europe Regional sales office

e2v Itd
106 Waterhouse Lane
Chelmsford Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
mailto: enquiries @e2v.com

## e2v sas

16 Burospace
F-91572 Bièvres Cedex
France
Tel: +33 (0) 160195500
Fax: +33 (0) 160195529
mailto: enquiries-fr@e2v.com
e2v gmbh
Industriestraße 29
82194 Gröbenzell
Germany
Tel: +49 (0) 8142 41057-0
Fax: +49 (0) 8142284547
mailto: enquiries-de@e2v.com

## Americas

## e2v inc

520 White Plains Road
Suite 450 Tarrytown, NY 10591
USA
Tel: +1 (914) 5926050 or 1-800-342-5338,
Fax: +1 (914) 592-5148
mailto: enquiries-na@e2v.com

## Asia Pacific

e2v Itd
11/F.,
Onfem Tower,
29 Wyndham Street,
Central, Hong Kong
Tel: +852 3679364 8/9
Fax: +852 35831084
mailto: enquiries-ap@e2v.com

## Product Contact:

e2v
Avenue de Rochepleine
BP 123-38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76583000

## Hotline:

mailto: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

## EV12AS200GS [Preliminary]

## Table of Contents

Main Features ..... 1
Applications ..... 1
1 General Description ..... 2
1.1 Block Diagram .....  2
1.2 Description ..... 3
2 Electrical Characteristics ..... 4
2.1 Absolute Maximum Ratings ..... 4
2.2 Recommended Conditions of Use ..... 4
2.3 Electrical Characteristics ..... 5
2.4 Dynamic Performance ..... 7
2.5 Timing Characteristics and Switching Performances .....  9
2.6 Timing Diagrams ..... 11
2.7 Definition of Terms ..... 13
3 Pin Description ..... 15
4 Functional Description ..... 20
4.1 List of Functions ..... 20
4.2 External Reset (SYNC, SYNCN) ..... 22
4.3 Mode (mode_n) function ..... 22
4.4 DEMUX Ratio Select (RS) Function ..... 23
4.5 Test Mode (TM_n) Function ..... 24
4.6 Sampling Delay adjust (SDA) ..... 25
4.7 Gain Adjust (GA) Function ..... 26
4.8 Offset Adjust (OA) Function ..... 27
4.9 HSR (High Sampling Rate) Function ..... 27
4.10 RES Function ..... 28
4.11 TRIGGER Function ..... 28
4.12 ADC 3WSI Description (ADC Controls) ..... 29
5 Package Description ..... 34
5.1 CLGA255 Outline ..... 34
6 Ordering Information ..... 38

## How to reach us

Home page: www.e2v.com

## Sales offices:

## Europe Regional sales office

e2v Itd
106 Waterhouse Lane
Chelmsford Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
mailto: enquiries @e2v.com

## e2v sas

16 Burospace
F-91572 Bièvres Cedex
France
Tel: +33 (0) 160195500
Fax: +33 (0) 160195529
mailto: enquiries-fr@e2v.com
e2v gmbh
Industriestraße 29
82194 Gröbenzell
Germany
Tel: +49 (0) 8142 41057-0
Fax: +49 (0) 8142284547
mailto: enquiries-de@e2v.com

## Americas

## e2v inc

520 White Plains Road
Suite 450 Tarrytown, NY 10591
USA
Tel: +1 (914) 5926050 or 1-800-342-5338,
Fax: +1 (914) 592-5148
mailto: enquiries-na@e2v.com

## Asia Pacific

e2v Itd
11/F.,
Onfem Tower,
29 Wyndham Street,
Central, Hong Kong
Tel: +852 3679364 8/9
Fax: +852 35831084
mailto: enquiries-ap@e2v.com

## Product Contact:

e2v
Avenue de Rochepleine
BP 123-38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76583000

## Hotline:

mailto: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

