## Datasheet

## Features

- Programmable DMUX Ratio:
- 1:4: Data Rate Max $=750$ Msps
- PD (8b/10b) < 4.3/4.7 W (ECL $50 \Omega$ Output)
- 1:8: Data Rate Max = 1.5 Gsps
- PD (8b/10b) < 6/6.9 W (ECL $50 \Omega$ Output)
- 1:16 with 1 TS8388B or 1 TS83102G0B and 2 DMUX
- Parallel Output Mode
- 8-/10-bit
- ECL Differential Input Data
- Data Ready or Data Ready/2 Input Clock
- Input Clock Sampling Delay Adjust
- Single-ended Output Data:
- Adjustable Common Mode and Swing
- Logic Threshold Reference Output
- (ECL, PECL, TTL)
- Asynchronous Reset
- Synchronous Reset
- ADC + DMUX Multi-channel Applications:
- Stand-alone Delay Adjust Cell for ADCs Sampling Instant Alignment
- Differential Data Ready Output
- Built-in Self Test (BIST)
- Dual Power Supply $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}$
- Radiation Tolerance Oriented Design (More than 100 Krad (Si) Expected)
- TBGA 240 (Cavity Down) Package


## Description

The TS81102G0 is a monolithic 10-bit high-speed (up to 1.5 GHz ) demultiplexor, designed to run with all kinds of ADCs and more specifically with e2v's high-speed ADC 8-bit 1 Gsps TS8388B and ADC 10-bit 2 Gsps TS83102G0B.
The TS81102G0 uses an innovative architecture, including a sampling delay adjust and tunable output levels. It allows users to process the high-speed output data stream down to processor speed and uses the high-speed bipolar technology ( 25 GHz NPN cut-off frequency).

Visit our website: www.e2v.com for the latest version of the datasheet

## 1. Block Diagram

Figure 1-1. Block Diagram


## 2. Internal Timing Diagram

This diagram corresponds to an established operation of the DMUX with Synchronous Reset.
Figure 2-1. Internal Timing Diagram


## 3. Functional Description

The TS81102G0 is a demultiplexer based on an advanced high-speed bipolar technology featuring a cutoff frequency of 25 GHz . Its role is to reduce the data rate so that the data can be processed at the DMUX output. The TS81102G0 provides 2 programmable ratios: $1: 4$ and 1:8. The maximum data rate is 750 Msps for the $1: 4$ ratio and 1.5 Gsps for the 1:8 ratio. The TS81102G0 is able to process 8 or 10-bit data flows.

The input clock can be an ECL differential signal or single-ended DC coupled signal. Moreover it can be a Data Ready or Data Ready/2 clock. The input digital data must be an ECL differential signal. The output signals (Data Ready, digital data and reference voltage) are adjustable with $\mathrm{V}_{\text {PLUsD }}$ independent power supply. Typical output modes are ECL, PECL or TTL.
The Data Ready output is a differential signal. The digital output data and reference voltages are singleended signals. The TS81102G0 is started by an asynchronous reset. A synchronous reset enables the user to re-synchronize the output port selection and to minimize loss of data that could occur within the DMUX. A delay adjust cell is available to ensure a good phase between the DMUX' input clock and input data. Another delay adjust cell is available to control the ADCs sampling instant alignment, in case of the ADCs interleaving.
A 10-bit generator is implemented in the TS81102G0, the Built-In Self Test (BIST). This test sequence is very useful for testing the DMUX at first use. A fine tuning of the output swing is also available.

The Enter Title of Manual can be used with the following e2v ADCs:

- TS8388B(F/FS/GL), 8-bit 1 Gsps ADC
- TS83102G0B, 10-bit 2 Gsps ADC


## 4. Main Function Description

### 4.1 Programmable DMUX Ratio

The conversion ratio is programmable: 1:4 or 1:8.
Figure 4-1. Programmable DMUX Ratio

| Input Words:$1,2,3,4,5,6,7,8, \ldots$ |  | Output Words: |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | PortA | 1 | 5 |
|  | $\wedge$ | PortB | 2 | 6 |
|  | 1:4 | PortC | 3 | 7 |
|  | $\checkmark$ | PortD | 4 | 8 |
|  |  | PortE | no | used |
|  |  | PortF |  | used |
|  |  | PortG |  | used |
|  |  | Porth |  | used |
| Input Words: |  | Output Words: |  |  |
| 1,2,3,4,5,6,7,8, $\ldots$ |  | PortA | 1 | 9 |
|  |  | PortB | 2 | 10 |
|  | 1:8 | PortC | 3 | 11 |
|  | $\sqrt{ }$ | PortD | 4 | 12 |
|  |  | PortE | 5 | 13 |
|  |  | PortF | 6 | 14 |
|  |  | PortG | 7 | 15 |
|  |  | Porth | 8 | 16 |

### 4.2 Parallel Output Mode

Figure 4-2. Parallel Mode


### 4.3 Input Clock Sampling Delay Adjust (DEMUXDELADJCTRL)

The input clock phase can be adjusted with an adjustable delay (from 250 to 750 ps ). This is to ensure a proper phase between the clock and input data of the DMUX.

### 4.4 Asynchronous Reset (ASYNCRESET)

Figure 4-3. Asynchronous Reset


The asynchronous reset is a master reset of the port selection, which works on TTL levels. It is active on the high level. During an asynchronous reset, the clock must be in a known state. It is used to start the DMUX.

When it is active, it paralyzes the outputs (the output clock and output data remain at the same level as before the asynchronous reset). When it comes back to its low level, the DMUX starts: the outputs are active and the first processed data is on port A .

### 4.5 Synchronous Reset (SYNCRESET)

Figure 4-4. Synchronous Reset


The DMUX can be synchronously reset to a programmable state depending on the conversion ratio. The clock must not be stopped during reset. The synchronization signal is a clock (SyncRest) whose frequency is $F S / 8^{*} n$ where $n$ is an integer ( $n=1,2,3$ etc.) in $1: 8$ mode and $F S / 4^{*} n$ in 1:4 mode.

The front edge of this clock is synchronized with Clkln inside the DMUX, and generates a 200 ps reset pulse. This reset pulse occurs during a fixed level of CIkIn.
If the DMUX was synchronized with Syncreset previous to a possible loss of synchronization, then the output data is immediately correct, no modification can be seen at the output of the DMUX, and no data is lost ("Internal Timing Diagram" on page 3).

If the DMUX was not synchronized with SyncReset previous to a possible loss of synchronization, then the output data and data ready of the DMUX are changed. The output data is correct after a number of input clocks corresponding to the pipeline delay ("Timing Diagrams with Synchronous Reset" on page 19).

### 4.6 Counter Programmable State

When the counter is reset, its initial states depends on the conversion ratio:

- 1:8: counting on 8 bits
- 1:4: counting on 4 bits


### 4.7 Pipeline Delay

The maximum pipeline delay depends on the conversion ratio:

- 1:8: pipeline delay $=7$
- 1:4: pipeline delay = 3


### 4.8 8-/10-bit, with NAP Mode for the 2 Unused Bit

The DMUX is a 10 -bit parallel device. The last two bits (bits 8 and 9 ) may not be used, and the corresponding functions are set to nap mode to reduce power consumption.

### 4.9 ECL Differential Input Data

Input data are ECL compatible $(\mathrm{Voh}=-0.8 \mathrm{~V}, \mathrm{Vol}=-1.8 \mathrm{~V})$. The minimum swing required is 100 mV differential.

All inputs have a $100 \Omega$ differential termination resistor. The middle point of these resistors is connected to ground through a 10 pF capacitor.

Figure 4-5. ECL Differential Input Data


### 4.10 $50 \Omega$ Differential Output Data

The output clock for the ADC is generated through a $50 \Omega$ loaded long tailed. The $50 \Omega$ resistor is connected to the ground pad via a diode. The levels are (on the $100 \Omega$ differential termination resistor): Vol = -1.4 V , Voh $=-1.0 \mathrm{~V}$.

Figure 4-6. $50 \Omega$ Differential Output Data


### 4.11 Single-ended Output Data

To reduce the pin number and power consumption of the DMUX, the eight output ports are singleended.
To reach the high frequency output (up to 93.75 MHz , i.e. 187.5 Msps rate) with a reasonable power consumption, the swing must be limited to a maximum of $\pm 500 \mathrm{mV}$. The common mode is adjustable from -1.3 V to +2 V , with $\mathrm{V}_{\text {PLusd }}$ Dout pins. To ensure better noise immunity, a reference level (common mode) is available (one level by output port).

The output buffers are of ECL type (open emitters - not resistive adapted impedances). They are designed for a 15 mA average output current, and may be used with a $50 \Omega$ termination impedance.

Figure 4-7. Single-ended Output Data


Following are three application examples for these buffers: ECL/PECL/TTL. Please note that it is possible to have any other odd output format as far as current ( 36 mA max ) and voltage (Vplus Dout $\mathrm{V}_{\mathrm{EE}} \leq 8.3 \mathrm{~V}$ ) limits are not overridden. The maximum frequency in TTL output mode depends on the load to be driven.

Table 4-1. Examples of Application of Buffers

| Parameter | ECL | PECL | TTL | Unit |
| :--- | :---: | :---: | :---: | :---: |
| V $_{\text {PLusD }}$ | 0 | 3.3 | 3.3 | V |
| Vtt | -2 | 1.3 | 0 | V |
| Swing | $\pm 0.5$ | $\pm 0.5$ | $\pm 1$ | V |
| Reference | -1.3 | 2 | 1.5 | V |
| Voh | -0.8 | 2.5 | 2.5 | V |
| Vol | -1.8 | 1.5 | 0.5 | V |
| Load | 50 | 50 | $\geq 75$ | $\Omega$ |
| Average Output Current | 14 | 14 | 15 | mA |
| Output Data rate max. | 187.5 | 187.5 | 187.5 | Msps |

This corresponds to the "Adjustable Logic Single" in the pinout description.
The "Adjustable Single" buffers for reference voltage are the same buffers, but the information available at the output of these buffers is more like analog than logic.

Note: The Max Output Data Rate is given for a typical $50 \Omega / 2 \mathrm{pF}$ load.

### 4.12 Differential Data Ready Output

The front edge of the Data Ready output occurs when data is available on the corresponding port. The frequency of this clock depends on the conversion ratio ( $1: 8$ or $1: 4$ ), with a duty cycle of $50 \%$.

The definition is the same as for single-ended output data, but the buffers are differential.
This corresponds to the "Adjustable Logic Differential" in the pinout description.

### 4.13 Built-in Self Test (BIST)

A pseudo-random 10-bit generator is implemented in the DMUX. It generates a 10 -bit signal in the output of the DMUX, with a period of 512 input clocks. The probability of occurrence of codes is uniformly spread over the 1024 possible codes: 0 or $1 / 1024$.

Note that the 256 codes of bits 1 to 8 occur at least once. They start with a BIST command, in phase with the FS/8 clock on Port A. The logic output obtained on the A to H ports depends on the conversion ratio. The driving clock of BIST is CIkln. The ClkInType must be set to '1' (Data Ready ADC clock) to have a different 10-bit code on each output.

The complete BIST sequence is available on request.

## 5. Specifications

### 5.1 Absolute Maximum Ratings

Table 5-1. Absolute Maximum Ratings

| Parameter | Symbol | Comments | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Positive supply voltage | $\mathrm{V}_{\mathrm{Cc}}$ |  | GND to 6 | V |
| Positive output buffer supply voltage | $V_{\text {PLUSD }}$ |  | GND to 4 | V |
| Negative supply voltage | $\mathrm{V}_{\text {EE }}$ |  | GND to -6 | V |
| Analog input voltages | ADCDelAdjCtrl, ADCDelAdjCtrlb or DMUXDelAdjCtrl, DMUXDeIAdjCtrlb or SwiAdj | Voltage range for each pad <br> Differential voltage range | $\begin{aligned} & -1 \text { to }+1 \\ & -1 \text { to }+1 \end{aligned}$ | V |
| ECL $50 \Omega$ input voltage | ClkIn or CIkInb or I[0...9] or I[0...9]b or SyncReset or SyncResetb or ADCDeIAdjln or ADCDeIAdjlnb | Voltage range for each pad | -2.2 to +0.6 | V |
| Maximum difference between ECL $50 \Omega$ input voltages | ClkIn - Clklnb or I[0...9]-I[0...9]b or SyncReset Syncresetb or ADCDeIAdjln ADCDeIAdjlnb | Minimum differential swing <br> Maximum differential swing | $0.1$ $2$ | V |
| Data output current | $\mathrm{A}[0 \ldots 9]$ to $\mathrm{H}[0 \ldots 9]$ or RefA to RefH or DR or DRb | Maximum current | 36 | mA |
| TTL input voltage | Clkln Type <br> RatioSel <br> NbBit <br> AsyncReset BIST |  | GND to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Maximum input voltage on diode for temperature measurement | DIODE |  | 700 | mV |
| Maximum input current on diode | DIODE |  | 8 | mA |
| Maximum junction temperature | $\mathrm{T}_{\mathrm{j}}$ |  | 135 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: Absolute maximum ratings are limiting values, to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. The use of a thermal heat sink is mandatory. See "Thermal and Moisture Characteristics" on page 26.

### 5.2 Recommended Operating Conditions

Table 5-2. Recommended Operating Conditions

| Parameter | Symbol | Comments | Recommended Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Positive supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.45 | 5 | 5.25 | V |
| Positive output buffer supply voltage | $\mathrm{V}_{\text {PLUSD }}$ | ECL output compatibility | - | 0 | - | V |
| Positive output buffer supply voltage | $\mathrm{V}_{\text {PLUSD }}$ | PECL output compatibility | - | 3.3 | - | V |
| Positive output buffer supply voltage | $\mathrm{V}_{\text {PLUSD }}$ | TTL output compatibility | - | 3.3 | - | V |
| Negative supply voltage | $\mathrm{V}_{\mathrm{EE}}$ |  | -5.25 | -5 | -4.75 | V |
| Operating temperature range | $\mathrm{T}_{J}$ | Commercial grade: "C" Industrial grade: "V" | $\begin{gathered} 0<\mathrm{Tc} ; \mathrm{Tj}<90 \\ -40<\mathrm{Tc} ; \mathrm{Tj}<110 \end{gathered}$ |  |  | ${ }^{\circ} \mathrm{C}$ |

### 5.3 Electrical Operating Characteristics

Tj (typical) $=70^{\circ} \mathrm{C}$. Full Temperature Range: $-40^{\circ} \mathrm{C}<\mathrm{Tc}$; $\mathrm{Tj}<110^{\circ} \mathrm{C}$.
(Guaranteed temperature range are depending on part number)
Table 5-3. Electrical Specifications

| Parameter | Symbol | Test Level | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Positive supply voltage <br> - $\mathrm{V}_{\mathrm{CC}}$ <br> - $V_{\text {PLUSD }}$ <br> - ECL <br> - PECL | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\text {PLUSD }} \\ \mathrm{V}_{\text {PLUSD }} \end{gathered}$ | 1 | $\begin{gathered} 4.75 \\ -0.25 \\ 3.135 \end{gathered}$ | $\begin{gathered} 5 \\ \\ 0 \\ 3.3 \end{gathered}$ | $\begin{gathered} 5.25 \\ \\ 0.25 \\ 3.465 \end{gathered}$ | V |
| Positive supply voltage <br> - V ${ }^{\text {PLUSD }}$ <br> - TTL | $\mathrm{V}_{\text {PLUSD }}$ | 4 | 3.135 | 3.3 | 3.465 | V |
| Negative supply voltage $-V_{E E}$ | $\mathrm{V}_{\text {EE }}$ | 1 | -5.25 | -5 | -4.75 | V |
| Supply Currents |  |  |  |  |  |  |
| ECL (50 ) and PECL (50 ) <br> $\mathrm{V}_{\mathrm{CC}}$ (for every configuration) <br> - 1:8, 8 bits <br> - 1:8, 10 bits <br> - 1:4, 8 bits <br> - 1:4, 10 bits | $I_{\mathrm{CC}}$ IPLUsD $I_{\text {EE }}$ <br> IPLUSD $\mathrm{I}_{\mathrm{EE}}$ <br> IPLUSD $I_{\text {EE }}$ <br> IPLUSD $l_{\text {EE }}$ | 1 | 540 <br> - <br> 640 <br> - <br> 270 <br> - <br> 320 | $\begin{gathered} 31 \\ 1180 \\ 720 \\ \\ 1140 \\ 790 \\ 590 \\ 590 \\ 720 \\ 640 \end{gathered}$ | $\begin{gathered} 50 \\ 1820 \\ 800 \\ 2240 \\ 850 \\ \\ 910 \\ 650 \\ \\ 1120 \\ 700 \end{gathered}$ | mA |

## TS81102G0

Table 5-3. Electrical Specifications (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| TTL (75 $\Omega$ ) <br> $\mathrm{V}_{\mathrm{CC}}$ (for every configuration) <br> - 1:8, 8 bits <br> - 1:8, 10 bits <br> - 1:4, 8 bits <br> - 1:4, 10 bits | $I_{C C}$ $I_{\text {PLUSD }}$ $I_{E E}$ <br> $I_{\text {PLUSD }}$ $I_{\text {EE }}$ <br> $I_{\text {PLUSD }}$ $I_{\text {EE }}$ <br> $I_{\text {PLUSD }}$ $I_{\text {EE }}$ | 4 | 760 <br> 900 <br> - <br> 380 <br> - <br> 450 <br> - | $\begin{gathered} 30 \\ 1610 \\ 870 \\ \\ 1770 \\ 980 \\ 810 \\ 670 \\ \\ 880 \\ 730 \end{gathered}$ | $\begin{gathered} 50 \\ 2440 \\ 930 \\ \\ 3010 \\ 1060 \\ 1220 \\ 730 \\ \\ 1510 \\ 800 \end{gathered}$ | mA |
| Nominal power dissipation |  |  |  |  |  |  |
| ECL (50 $)$ <br> - 1:8, 8 bits <br> - 1:8, 10 bits <br> - 1:4, 8 bits <br> - 1:4, 10 bits | $\begin{aligned} & \text { PD } \\ & \text { PD } \\ & \text { PD } \\ & \text { PD } \end{aligned}$ | 1 | $\begin{aligned} & 5.2 \\ & 5.9 \\ & 3.9 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 6.4 \\ & 4.1 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.9 \\ & 4.3 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & \text { w } \\ & \text { w } \\ & \text { w } \\ & \text { w } \end{aligned}$ |
| PECL (50 2 ) <br> - 1:8, 8 bits <br> - 1:8, 10 bits <br> - 1:4, 8 bits <br> - 1:4, 10 bits | $\begin{aligned} & \text { PD } \\ & \text { PD } \\ & \text { PD } \\ & \text { PD } \end{aligned}$ | 1 | $\begin{aligned} & 5.8 \\ & 6.6 \\ & 4.2 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 7.1 \\ & 4.4 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 7.6 \\ & 4.6 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & \text { W } \\ & \text { w } \\ & \text { w } \\ & \text { w } \end{aligned}$ |
| TTL (75 $\Omega$ ) <br> - 1:8, 8 bits <br> - 1:8, 10 bits <br> - 1:4, 8 bits <br> - 1:4, 10 bits | $\begin{aligned} & \text { PD } \\ & \text { PD } \\ & \text { PD } \\ & \text { PD } \end{aligned}$ | 4 | $\begin{aligned} & 6.8 \\ & 7.8 \\ & 4.7 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 8.4 \\ & 4.9 \\ & 5.5 \end{aligned}$ | $\begin{gathered} 7.7 \\ 9 \\ 5.1 \\ 5.8 \end{gathered}$ | $\begin{aligned} & \text { W } \\ & \text { w } \\ & \text { w } \\ & \text { w } \end{aligned}$ |
| Delay Adjust Control |  |  |  |  |  |  |
| DMUXDeIAdjCtrl differential voltage <br> - 250 ps <br> - 500 ps <br> - 750 ps <br> - Input current | DDAC <br> IDDAC | 5 |  | $\begin{gathered} -0.5 \\ 0 \\ 0.5 \\ 20 \end{gathered}$ | $\begin{aligned} & - \\ & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| ADCDeIAdjCtrl differential voltage <br> - 250 ps <br> - 500 ps <br> - 750 ps <br> - Input current | ADAC <br> IADAC | 5 |  | $\begin{gathered} -0.5 \\ 0 \\ 0.5 \\ 20 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| Digital Outputs |  |  |  |  |  |  |
| ECL Output <br> (assuming $\mathrm{V}_{\text {PLUSD }}=0 \mathrm{~V}$, SWIADJ $=0 \mathrm{~V}, 50 \Omega$ termination resistor on board) <br> - Logic "0" voltage <br> - Logic "1" voltage <br> - Reference voltage | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\text {REF }}$ | 4 | $\begin{aligned} & -1.50 \\ & -1.90 \end{aligned}$ | $\begin{aligned} & -1.90 \\ & -1.10 \\ & -1.60 \end{aligned}$ | $\begin{aligned} & -1.80 \\ & -1.30 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { v } \\ & \text { V } \end{aligned}$ |

Table 5-3. Electrical Specifications (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| PECL Output <br> (assuming $\mathrm{V}_{\mathrm{PLUSD}}=3.3 \mathrm{~V}$, SWIADJ $=0 \mathrm{~V}, 50 \Omega$ termination resistor on board) <br> - Logic "0" voltage <br> - Logic "1" voltage <br> - Reference voltage | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\text {REF }}$ | $\begin{aligned} & 4 \\ & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2.00 \\ & 1.40 \end{aligned}$ | $\begin{aligned} & 1.30 \\ & 2.30 \\ & 1.70 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 2.00 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \\ & \text { v } \end{aligned}$ |
| TTL Output (assuming $\mathrm{V}_{\text {PLUSD }}=3.3 \mathrm{~V}$, SWIADJ $=0 \mathrm{~V}, 75 \Omega$ termination resistor on board) <br> - Logic "0" voltage <br> - Logic "1" voltage <br> - Reference voltage | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\text {REF }}$ | 4 | $\begin{aligned} & 1.95 \\ & 1.30 \end{aligned}$ | $\begin{aligned} & 1.00 \\ & 2.20 \\ & 1.60 \end{aligned}$ | $\begin{aligned} & 1.20 \\ & 1.90 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \\ & \text { v } \end{aligned}$ |
| Output level drift with temperature (data and DR outputs) <br> Output level drift with temperature (reference outputs) |  | 4 |  | $\begin{aligned} & -1.3 \\ & -0.9 \\ & \hline \end{aligned}$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Digital Inputs |  |  |  |  |  |  |
| DATA Input Voltages (ECL) <br> - Logic "0" voltage <br> - Logic "1" voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | 1 | -1.1 |  | -1.6 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| CTRL Input Voltages (TTL) <br> - Logic "0" voltage <br> - Logic "1" voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | 4 | 2.0 |  | 0.6 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |

Note: 1. The supply current IPLusD ${ }_{\text {and }}$ the power dissipation depend on the state of the output buffers:

- the minimum values correspond to all the output buffers at low level,
- the maximum values correspond to all the output buffers at high level,
- the typical values correspond to an equal sharing-out of the output buffers between high and low levels.


### 5.4 Switching Performance and Characteristics

$50 \%$ clock duty cycle (CLKIN, CLKINB). Tj (typical) $=70^{\circ} \mathrm{C}$.
Full temperature range: $-40^{\circ} \mathrm{C}<\mathrm{Tc} ; \mathrm{Tj}<110^{\circ} \mathrm{C}$.
(Guaranteed temperature ranges depend on the part number)
See Timing Diagrams Figure 5-1 on page 16 to Figure 5-10 on page 22.

Table 5-4. Switching Performances

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Input Clock |  |  |  |  |  |  |  |
| Maximum clock frequency <br> 1:8 ratio <br> 1:4 ratio | FMAX | 4 | $\begin{gathered} 1500 \\ 750 \end{gathered}$ |  |  | MHz |  |
| Clock pulse width (high) | TC1 | 4 | 225 | - | - | ps |  |

TS81102G0

Table 5-4. $\quad$ Switching Performances (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Clock pulse width (low) | TC2 | 4 | 225 | - | - | ps |  |
| Clock Path pipeline delay DR input clock DR/2 input clock | $\begin{aligned} & \text { TCPD } \\ & \text { TCPD } \end{aligned}$ | 4 | - | $\begin{gathered} 980 \\ 1090 \end{gathered}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | $\begin{aligned} & \text { (1) } \\ & \text { (2) } \end{aligned}$ |
| Clock rise/fall time | TRCKIN TFCKIN | 4 | - | 100 | - | ps |  |
| Asynchronous Reset |  |  |  |  |  |  |  |
| Asynchronous Reset pulse width | PWAR | 4 | 2000 | - | - | ps |  |
| Setup time from Asynchronous to Clkln | TSAR | 4 | - | 200 | - | ps |  |
| Synchronous Reset |  |  |  |  |  |  |  |
| Setup time from SyncReset to ClkIn <br> DR input clock <br> DR/2 input clock | TSSR | 4 | - | $\begin{aligned} & -580 \\ & -480 \end{aligned}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (3) <br> (4) |
| Hold time from Clkln to SyncReset <br> DR input clock <br> DR/2 input clock | THSR | 4 | - | $\begin{aligned} & 780 \\ & 680 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (5) <br> (6) |
| Rise/fall for (10\% - 90\%) | TSRR/TFSR | 4 | 100 | - | - | ps |  |
| Input Data |  |  |  |  |  |  |  |
| Setup time from I[0...9] to Clkln DR input clock DR/2 input clock | TSCKIN | 4 | - | $\begin{aligned} & -800 \\ & -690 \end{aligned}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (7) <br> (8) |
| Hold time from CIkIn to I[0...9] <br> DR input clock <br> DR/2 input clock | THCKIN | 4 |  | $\begin{gathered} 1000 \\ 890 \end{gathered}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | $\begin{gathered} (9) \\ (10) \end{gathered}$ |
| Rise/fall for (10\% - 90\%) | TRDI/TFDI | 4 | 100 | - | - | ps |  |
| Output Data |  |  |  |  |  |  |  |
| Data output delay <br> DR input clock DR/2 input clock | TOD | 4 | - | $\begin{aligned} & 1820 \\ & 1720 \end{aligned}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | $\begin{aligned} & (11) \\ & (12) \end{aligned}$ |
| Data pipeline delay DR input clock, 1:4 ratio DR input clock, 1:8 ratio DR/2 input clock, 1:4 ratio DR/2 input clock, 1:8 ratio | TPD | 4 | - | $\begin{gathered} 3 \\ 7 \\ 3 / 2 \\ 7 / 2 \end{gathered}$ | - - - - | Number of input clock | (13) |
| Rise/fall for (10\% - 90\%) | TROD/TFOD | 4 | - | 500/500 | - | ps | (14) |
| Data Ready |  |  |  |  |  |  |  |
| Clock to data ready falling edge <br> DR input clock <br> DR/2 input clock | TDRF | 4 | $\begin{aligned} & \text { - } \end{aligned}$ | $\begin{aligned} & 3080 \\ & 2500 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { _ } \end{aligned}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (15) <br> (16) |

Table 5-4. Switching Performances (Continued)

| Parameter | Symbol | Test Level | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Clock to data ready rising edge DR input clock DR/2 input clock | TDRR | 4 | - | $\begin{aligned} & 3180 \\ & 2750 \end{aligned}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | (17) <br> (18) |
| Asynchronous reset to Data Ready delay | TARDR | 4 | - | 2820 | - | ps | (19) |
| Synchronous reset to Data Ready delay | TSRDR | 4 | - | 1500 | - | ps | (20) |
| Rise/fall for (10\% - 90\%) | TRDR/TFDR | 4 | - | 380/260 | - | ps | (21) |
| Rising edge uncertainty | JITTER | 4 | - | 20 | - | ps rms |  |
| Setup time from Bist to Clkln | TSBIST | 4 | - | 1000 | - | ps |  |
| Rise/fall time for (10\% - 90\%) | TRBIST/ <br> TFBIST | 4 | 1000 | - | - | ps |  |
| ADC Delay Adjust |  |  |  |  |  |  |  |
| Input frequency | FMADA | 4 | 1.5 | - |  | GHz |  |
| Input pulse width (high) | TC1ADA | 4 | 180 | - | - | ps |  |
| Input pulse width (low) | TC2ADA | 4 | 180 | - | - | ps |  |
| Input rise/fall time | TRIADA/ TFIADA | 4 | $\begin{aligned} & 70 \\ & 60 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | - | ps |  |
| Output rise/fall time | TROADA/ TFOADA | 4 | - | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | - | ps | (22) |
| Data output delay (typical delay adjust setting) | TADA | 4 | - | $\begin{aligned} & 800 \\ & 900 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | ps | (23) <br> (24) |
| Output delay drift with temperature | TADAT | 4 | - | 2.5 | - | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Output delay uncertainly | JITADA | 4 | - | 20 | - | ps rms |  |

Notes: 1. TCPD is tuned with DMUXDeIAdjCtrl: TCPD $=980 \pm 250$ ps.
2. TCPD is tuned with DMUXDelAdjCtrl: TCPD $=1090 \pm 250 \mathrm{ps}$.
3. TSSR depends on DMUXDelAdjCtrl: TSSR $=-580 \pm 250 \mathrm{ps}$. TSSR $<0$ because of Clock Path internal delay.
4. TSSR depends on DMUXDelAdjCtrl: TSSR $=-480 \pm 250 \mathrm{ps}$. TSSR $<0$ because of Clock Path internal delay.
5. THSR depends on DMUXDeIAdjCtrl: THSR $=780 \pm 250 \mathrm{ps}$.
6. THSR depends on DMUXDeIAdjCtrl: THSR $=680 \pm 250 \mathrm{ps}$.
7. TSCKIN depends on DMUXDelAdjCtrl: TSCKIN $=-800 \pm 250$ ps. TSCKIN $<0$ because of Clock Path internal delay.
8. TSCKIN depends on DMUXDelAdjCtrl: TSCKIN $=-690 \pm 250$ ps. TSCKIN $<0$ because of Clock Path internal delay.
9. THCKIN depends on DMUXDelAdjCtrl: THCKIN $=1000 \pm 250 \mathrm{ps}$.
10. THCKIN depends on DMUXDelAdjCtrl: THCKIN $=890 \pm 250 \mathrm{ps}$.
11. TOD depends on DMUXDelAdjCtrl: TOD $=1820 \pm 250$ ps. TOD is given for ECL $50 \Omega / 2$ pFoutput load.
12. TOD depends on DMUXDelAdjCtrl: TOD $=1720 \pm 250$ ps. TOD is given for ECL $50 \Omega / 2$ pFoutput load.
13. TPD is the number of Clkln clock cycle from selection of Port A to selection of Port H in $1: 8$ conversion mode, and from selection of Port A to selection of Port D in 1:4 conversion mode. It is the maximum number of Clkln clock cycle, or pipeline delay, that a data has to stay in the DMUX before being sorted out. This maximum delay occurs for the data sent to Port A. For instance, the data sent to Port H goes directly from the input to the Port H , and its pipeline is 0 . But even for this data, there is an additional delay due to physical propagation time in the DMUX.
14. TROD and TFOD are given for $E C L 50 \Omega / 2 \mathrm{pF}$ output load. In TTL mode, the TROD and TFOD are twice the ones for ECL. (For other termination topology, apply proper derating value $50 \mathrm{ps} / \mathrm{pF}$ in ECL, $100 \mathrm{ps} / \mathrm{pF}$ in TTL mode.)
15. TDRF depends on DMUXDelAdjCtrl: TDRF $=3080 \pm 250 \mathrm{ps}$. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
16. TDRF depends on DMUXDelAdjCtrl: TDRF $=2500 \pm 250 \mathrm{ps}$. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
17. TDRR depends on DMUXDelAdjCtrl: TDRR $=3180 \pm 250 \mathrm{ps}$. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
18. TDRR depends on DMUXDelAdjCtrl: TDRR $=2750 \pm 250 \mathrm{ps}$. It is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
19. TARDR is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
20. TSRDR is given for ECL $50 \Omega / 2 \mathrm{pF}$ output load. It is minimum value since RstSync clock is synchronized with Clkln clock.
21. TRDR and TFDR are given for ECL $50 \Omega / 2 \mathrm{pF}$ output load.
22. With transmission line $(Z O=50 \Omega)$ and output load $R=50 \Omega ; C=2 p F$.
23. Without output load.
24. With transmission line $(Z O=50 \Omega)$ and output load $R=50 \Omega ; C=2 p F$.

### 5.5 Explanation of Test Levels

Table 5-5. Explanation of Test Levels

| Num | Characteristics |
| :---: | :--- |
| 1 | $100 \%$ production tested at $+25^{\circ} \mathrm{C} .{ }^{(1)}$ |
| 2 | $100 \%$ production tested at $+25^{\circ} \mathrm{C}$, and sample tested at specified temperatures. ${ }^{(1)}$ |
| 3 | Sample tested only at specified temperatures. |
| 4 | Parameter is guaranteed by design and characterization testing (thermal steady-state conditions <br> at specified temperature). |
| 5 | Parameter is a typical value only. |

Notes: 1. The level 1 and 2 tests are performed at 50 MHz .
2. Only MIN and MAX values are guaranteed (typical values are issuing from characterization results).

### 5.5.1 Input Clock Timings

Figure 5-1. Input Clock


Clkln Type = 1
DataReady Mode (DR)


Clkln Type $=0$
DataReady/2 Mode (DR/2)

### 5.5.2 ADC Delay Adjust Timing Diagram

Figure 5-2. ADC Delay Adjust Timing Diagram


### 5.5.3 Timing Diagrams with Asynchronous Reset

With a nominal tuning of DMUXDelAdj at a frequency of $1.5 \mathrm{GHz}, \mathrm{d} 1$ and d 2 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins to obtain good setup and hold times between CIkIn and the data.

Figure 5-3. Start with Asynchronous Rest, 1:8 Ratio, DR Mode


With a nominal tuning of DMUXDeIAdj at $1.5 \mathrm{GHz}, \mathrm{d} 1$ and d2 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDeIAdjCtrl pins to obtain good setup and hold times between Clkln and the input data. This timing diagram does not change with the opposite phase of Clkln.

Figure 5-4. Start with Asynchronous Rest, 1:8 Ratio, DR/2 Mode


With a nominal tuning of DMUXDeIAdj, at 750 MHz ( $1: 4$ mode) d1 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins and is used to obtain good setup and hold times between CIkln and the input data.

Figure 5-5. Start with Asynchronous Reset, 1:4 Ratio, DR Mode


With a nominal tuning of DMUXDeIAdj, at 750 MHz (1:4 mode) d1 data is lost because of the internal clock's path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins and is used to obtain good setup and hold times between Clkln and the input data. This timing diagram does not change with the opposite phase of ClkIn.

Figure 5-6. Start with Asynchronous Reset, 1:4 Ratio, DR/2 Mode


### 5.5.4 Timing Diagrams with Synchronous Reset

Examples of Synchronous Reset usefulness in case of desynchronization of DMUX output port selection.

### 5.5.4.1 Synchronous Reset, 1:8 Ratio, DR Mode

The desynchronization event happens after the selection of Port $C$.
DMUXDelAdjCtrl value is nominal. TSSR < 0 because of ClkIn internal propagation delay TCPD.
After selection of port C, instead of selecting port D, the de-synchronization makes the port selection to restart on port A. Since port H was not selected, the data are not output to the ports but the last data (d1 to d8) are latched till next selection of port H . d9 to d16 are lost.

The synchronous reset ensures a re-synchronization of the port selection.

## TS81102G0

Figure 5-7. Synchronous Reset, 1:8 Ratio, DR Mode


### 5.5.4.2 Synchronous Reset, 1:4 Ratio, DR Mode

The desynchronization event happens after the selection of Port C.
DMUXDelAdjCtrl value is nominal. TSSR < 0 because of CIkln internal propagation delay TCPD.
After selection of port C, instead of selecting port D, the de-synchronization makes the port selection to restart on port A. Since port D was not selected, the data are not output to the ports but the last data ( d 1 to d4) are latched till next selection of port D. d 5 to d 8 are lost.
The synchronous reset ensures a re-synchronization of the port selection.

Figure 5-8. Synchronous Reset, 1:4 Ratio, DR Mode


### 5.5.4.3

Synchronous Reset, 1:8 Ratio, DR/2 Mode
The desynchronization event happens after the selection of Port C .
DMUXDelAdjCtrl value is nominal. TSSR < 0 because of ClkIn internal propagation delay TCPD.
After selection of port C, instead of selecting port D, the de-synchronization makes the port selection to restart on port A. Since port H was not selected, the data are not output to the ports but the last data (d1 to d 8 ) are latched till next selection of port H . d 9 to d 16 are lost.

The synchronous reset ensures a re-synchronization of the port selection.
Figure 5-9. Synchronous Reset, 1:8 ratio, DR/2 Mode


## TS81102G0

### 5.5.4.4 Synchronous Reset, 1:4 Ratio, DR/2 Mode

The desynchronization event happens after the selection of Port C.
DMUXDelAdjCtrl value is nominal. TSSR < 0 because of CIkIn internal propagation delay TCPD.
Figure 5-10. Synchronous Reset, 1:4 ratio, DR/2 Mode


After selection of port C, instead of selecting port D, the de-synchronization makes the port selection to restart on port A. Since port D was not selected, the data are not output to the ports but the last data (d1 to d 4 ) are latched till next selection of port D. d 5 to d 8 are lost.

The synchronous reset ensures a re-synchronization of the port selection.
Note: In case of low clock frequency and start with asynchronous reset, only the first data is lost and the first data to be processed is the second one. This data goes out of the DEMUX by the port B.

## 6. Package Description

### 6.1 Pin Description

Table 6-1. Enter Title of Manual Pin Description

| Type | Name | Levels | Comments |
| :---: | :---: | :---: | :---: |
| Digital Inputs | I[0...9] | Differential ECL | Data input. <br> On-chip $100 \Omega$ differential termination resistor. |
|  | Clkln | Differential ECL | Clock input (Data Ready ADC). <br> On-chip $100 \Omega$ differential termination resistor. |
| Outputs | $\mathrm{A}[0 \ldots .9] \rightarrow \mathrm{H}[0 \ldots 9]$ | Adjustable Logic Single | Data ready for port A to H. <br> Common mode is adjusted with $\mathrm{V}_{\text {PLUSD }}$. Swing is adjusted with SwiAdj. $50 \Omega$ termination possible. |
|  | DR | Adjustable Logic Differential | Data ready for channel A to H . <br> Common mode is adjusted with $\mathrm{V}_{\text {PLusd. }}$. Swing is adjusted with SwiAdj. $50 \Omega$ termination possible. |
|  | RefA $\rightarrow$ RefH | Adjustable Single | Reference voltage for output channels A to H . Common mode is adjustable with $\mathrm{V}_{\text {PLUSD. }} 50 \Omega$ termination possible. |
| Control Signals | ClkInType | TTL | Data Ready or Datar Ready/2: logic 1: Data Ready. |
|  | RatioSel | TTL | DMUX ratio; logic 1: 1:4 |
|  | Bist | TTL | Reset and Switch of built-in Self Test (BIST): logic 0: BIST active. |
|  | SwiAdj | $0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | Swing fine adjustment of output buffers. |
|  | Diode | Analog | Diode for chip temperature measurement. |
|  | NbBit | TTL | Number of bit 8 or 10: logic 1: 10-bit. |
| Synchronization | AsyncReset | TTL | Asynchronous reset: logic 1: reset on. |
|  | SyncReset | Differential ECL | Synchronous reset: active on rising edge. |
|  | DMUXDelAdjCtrl | Differential analog input of $\pm 0.5 \mathrm{~V}$ around 0 V common mode | Control of the delay line of Data Ready input: differential input $=-0.5 \mathrm{~V}$ : delay $=250 \mathrm{ps}$ differential input $=0 \mathrm{~V}$ : delay $=500 \mathrm{ps}$ differential input $=0.5 \mathrm{~V}$ : delay $=750 \mathrm{ps}$ |
|  | ADCDelAdjCtrl | Differential analog input of $\pm 0.5 \mathrm{~V}$ around 0 V common mode | Control of the delay line for ADC: <br> differential input $=-0.5 \mathrm{~V}$ : delay $=250 \mathrm{ps}$ <br> differential input $=0 \mathrm{~V}$ : delay $=500 \mathrm{ps}$ <br> differential input $=0.5 \mathrm{~V}$ : delay $=750 \mathrm{ps}$ |
|  | ADCDelAdjln | Differential ECL | Stand-alone delay adjust input for ADC. Differential termination of $100 \Omega$ inside the buffer. |
|  | ADCDelAdjOut | $50 \Omega$ differential output | Stand-alone delay adjust output for ADC. |
| Power Supplies | GND | Ground 0V | Common ground. |
|  | $\mathrm{V}_{\mathrm{EE}}$ | Power -5V | Digital negative power supply. |
|  | $\mathrm{V}_{\text {PLUSD }}$ | Adjustable power from 0 V to +3.3 V | Common mode adjustment of output buffers. |
|  | $\mathrm{V}_{\mathrm{CC}}$ | Power +5V | Digital positive power supply. |

### 6.2 TBGA 240 Package - Pinout

| Row | Col | Name | Row | Col | Name | Row | Col | Name | Row | Col | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1 | NC | D | 4 | VEE | K | 16 | VEE | T | 17 | VEE |
| A | 2 | E3 | D | 5 | VEE | K | 17 | GND | T | 18 | ADCDELADJIN |
| A | 3 | E5 | D | 6 | $V_{\text {PLUSD }}$ | K | 18 | 15B | T | 19 | ADCDELADJINB |
| A | 4 | E7 | D | 7 | $V_{\text {PLUSD }}$ | K | 19 | 15 | U | 1 | F8 |
| A | 5 | E9 | D | 8 | VEE | L | 1 | H9 | U | 2 | F9 |
| A | 6 | C0 | D | 9 | $V_{\text {PLUSD }}$ | L | 2 | RATIOSEL | U | 3 | VEE |
| A | 7 | C2 | D | 10 | VEE | L | 3 | $V_{\text {PLUSD }}$ | U | 4 | $V_{\text {PLUSD }}$ |
| A | 8 | C4 | D | 11 | $V_{\text {PLUSD }}$ | L | 4 | $V_{\text {PLUSD }}$ | U | 5 | $V_{\text {PLUSD }}$ |
| A | 9 | C6 | D | 12 | VEE | L | 16 | VEE | U | 6 | $V_{\text {PLUSD }}$ |
| A | 10 | C8 | D | 13 | $V_{\text {PLUSD }}$ | L | 17 | VEE | U | 7 | $V_{\text {PLUSD }}$ |
| A | 11 | REFA | D | 14 | GND | L | 18 | I6B | U | 8 | VEE |
| A | 12 | A1 | D | 15 | VCC | L | 19 | 16 | U | 9 | $V_{\text {PLUSD }}$ |
| A | 13 | A3 | D | 16 | VCC | M | 1 | H7 | U | 10 | VEE |
| A | 14 | A5 | D | 17 | GND | M | 2 | H8 | U | 11 | $V_{\text {PLUSD }}$ |
| A | 15 | A7 | D | 18 | IOB | M | 3 | GND | U | 12 | VEE |
| A | 16 | A9 | D | 19 | 10 | M | 4 | GND | U | 13 | $V_{\text {PLUSD }}$ |
| A | 17 | DEMUXDELADJCTRL | E | 1 | G6 | M | 16 | GND | U | 14 | $V_{\text {PLUSD }}$ |
| A | 18 | RSTSYNCB | E | 2 | G7 | M | 17 | GND | U | 15 | $V_{\text {PLUSD }}$ |
| A | 19 | NC | E | 3 | $\mathrm{V}_{\text {PLUSD }}$ | M | 18 | 17B | U | 16 | GND |
| B | 1 | E1 | E | 4 | VEE | M | 19 | 17 | U | 17 | GND |
| B | 2 | E2 | E | 16 | VEE | N | 1 | H5 | U | 18 | GND |
| B | 3 | E4 | E | 17 | VEE | N | 2 | H6 | U | 19 | GND |
| B | 4 | E6 | E | 18 | 11B | N | 3 | $\mathrm{V}_{\text {PLUSD }}$ | V | 1 | F7 |
| B | 5 | E8 | E | 19 | 11 | N | 4 | $V_{\text {PLUSD }}$ | V | 2 | F6 |
| B | 6 | REFC | F | 1 | G4 | N | 16 | VEE | V | 3 | F4 |
| B | 7 | C1 | F | 2 | G5 | N | 17 | VEE | V | 4 | F2 |
| B | 8 | C3 | F | 3 | GND | N | 18 | 18B | V | 5 | F0 |
| B | 9 | C5 | F | 4 | GND | N | 19 | 18 | V | 6 | D9 |
| B | 10 | C7 | F | 16 | GND | P | 1 | H3 | V | 7 | D7 |
| B | 11 | C9 | F | 17 | GND | P | 2 | H4 | V | 8 | D5 |
| B | 12 | A0 | F | 18 | 12B | P | 3 | GND | V | 9 | D3 |
| B | 13 | A2 | F | 19 | 12 | P | 4 | GND | V | 10 | D1 |
| B | 14 | A4 | G | 1 | G2 | P | 16 | GND | V | 11 | REFD |
| B | 15 | A6 | G | 2 | G3 | P | 17 | GND | V | 12 | B8 |
| B | 16 | A8 | G | 3 | VEE | P | 18 | 19B | V | 13 | B6 |
| B | 17 | ASYNCRESET | G | 4 | VEE | P | 19 | 19 | V | 14 | B4 |
| B | 18 | DEMUXDELADJCTRLB | G | 16 | VEE | R | 1 | H1 | V | 15 | B2 |
| B | 19 | RSTSYNC | G | 17 | VEE | R | 2 | H2 | V | 16 | B0 |
| C | 1 | REFE | G | 18 | I3B | R | 3 | $V_{\text {PLUSD }}$ | V | 17 | BIST |
| C | 2 | E0 | G | 19 | 13 | R | 4 | $V_{\text {PLUSD }}$ | V | 18 | CLKINTYPE |
| C | 3 | VEE | H | 1 | G0 | R | 16 | VEE | V | 19 | ADCDELADJCTRL |
| C | 4 | $V_{\text {PLUSD }}$ | H | 2 | G1 | R | 17 | GND | W | 1 | NC |
| C | 5 | $V_{\text {PLUSD }}$ | H | 3 | GND | R | 18 | ADCDELADJOUT | W | 2 | F5 |
| C | 6 | $V_{\text {PLUSD }}$ | H | 4 | GND | R | 19 | ADCDELADJOUTB | W | 3 | F3 |
| C | 7 | $V_{\text {PLUSD }}$ | H | 16 | GND | T | 1 | REFH | W | 4 | F1 |
| C | 8 | VEE | H | 17 | GND | T | 2 | H0 | W | 5 | REFF |
| C | 9 | $V_{\text {PLUSD }}$ | H | 18 | CLKINB | T | 3 | VEE | W | 6 | D8 |
| C | 10 | VEE | H | 19 | CLKIN | T | 4 | VEE | W | 7 | D6 |
| C | 11 | $V_{\text {PLUSD }}$ | $J$ | 1 | DR | T | 5 | VEE | W | 8 | D4 |
| C | 12 | VEE | $J$ | 2 | REFG | T | 6 | $V_{\text {PLUSD }}$ | W | 9 | D2 |
| C | 13 | $V_{\text {PLUSD }}$ | $J$ | 3 | $V_{\text {PLUSD }}$ | T | 7 | $V_{\text {PLUSD }}$ | W | 10 | D0 |
| C | 14 | $V_{\text {PLUSD }}$ | $J$ | 4 | VCC | T | 8 | VEE | W | 11 | B9 |
| C | 15 | $V_{\text {PLUSD }}$ | $J$ | 16 | VEE | T | 9 | $\mathrm{V}_{\text {PLUSD }}$ | W | 12 | B7 |
| C | 16 | GND | $J$ | 17 | VEE | T | 10 | VEE | W | 13 | B5 |
| C | 17 | GND | $J$ | 18 | 14B | T | 11 | $V_{\text {PLUSD }}$ | W | 14 | B3 |
| C | 18 | GND | $J$ | 19 | 14 | T | 12 | VEE | W | 15 | B1 |
| C | 19 | DIODE | K | 1 | SWIADJ | T | 13 | $V_{\text {PLUSD }}$ | W | 16 | REFB |
| D | 1 | G8 | K | 2 | DRB | T | 14 | $V_{\text {PLUSD }}$ | W | 17 | NBBIT |
| D | 2 | G9 | K | 3 | VEE | T | 15 | GND | W | 18 | ADCDELADJCTRLB |
| D | 3 | VEE | K | 4 | VEE | T | 16 | VEE | W | 19 | NC |

Figure 6-1. TBGA 240 Package: Bottom View


## TS81102G0

### 6.3 Outline Dimensions

Figure 6-2. Package Dimension - 240 Tape Ball Grid Array


| Dimensional References |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. | Min. | Nom. | Max. |  |  |  |
| A | 1.30 | 1.50 | 1.70 |  |  |  |
| A1 | 0.50 | 0.60 | 0.70 |  |  |  |
| D | 24.80 | 25.00 | 25.20 |  |  |  |
| D1 | 22.86 (BSC.) |  |  |  |  |  |
| E | 24.80 | 25.00 | 25.20 |  |  |  |
| E1 | 22.86 (BSC.) |  |  |  |  |  |
| b | 0.60 | 0.75 | 0.90 |  |  |  |
| C | 0.80 | 0.90 | 1.00 |  |  |  |
| M | 19.00 |  |  |  |  |  |
| N | 240.00 |  |  |  | - | 0.15 |
| aaa | - | - | 0.25 |  |  |  |
| Ccc | - | 1.27 TYP. |  |  |  |  |
| e |  |  |  |  |  |  |
| g | 0.35 | - | - |  |  |  |
| P | 0.15 | - | - |  |  |  |

Notes: 1. All dimensions are in millimeters.
2. "e" represents the basic solder ball grid pitch.
3. " M " represents the basic solder ball matrix size, and symbol " N " is the maximum allowable number of balls after depopulating
4 " $b$ " is measured at the maximum solder ball diameter parallel to primary datum - -C -
5 Dimension "aaa" is measured parallel to primary datum - C-
6 Primary datum - C - and seatin plane are defined by the spherical crowns of the solder balls.
7. Package surface shall be black oxide. 8. Cavity depth various with die thickness.
9. Substrate material base is copper
10. Bilateral tolerance zone is applied to each side of package body.
11. 45 deg. 0.5 mm chamfer corner and white dot for pin 1 identification.

### 6.4 Thermal and Moisture Characteristics

### 6.4.1 Thermal Resistance from Junction to Case: RTHJC

The Rth from junction to case for the TBGA package is estimated at $1.05^{\circ} \mathrm{C} / \mathrm{W}$ that can be broken down as follows:

- Silicon: $0.1^{\circ} \mathrm{C} / \mathrm{W}$
- Die attach epoxy: $0.5^{\circ} \mathrm{C} / \mathrm{W}$ (thickness \# $50 \mu \mathrm{~m}$ )
- Copper block (back side of the package): $0.1^{\circ} \mathrm{C} / \mathrm{W}$
- Black Ink: $0.251^{\circ} \mathrm{C} / \mathrm{W}$.


### 6.4.2 Thermal Resistance from Junction to Ambient: RTHJA

A pin-fin type heat sink of a size $40 \mathrm{~mm} \times 40 \mathrm{~mm} \times 8 \mathrm{~mm}$ can be used to reduce thermal resistance. This heat sink should not be glued to the top of the package as e2v cannot guarantee the attachment to the board in such a configuration. The heat sink could be clipped or screwed on the board.

With such a heat sink, the Rthj-a is about $6^{\circ} \mathrm{C} / \mathrm{W}$ (if we take $10^{\circ} \mathrm{C} / \mathrm{W}$ for Rth from the junction to air through the package and heat sink in parallel with $15^{\circ} \mathrm{C} / \mathrm{W}$ from the junction to the board through the package body, through balls and through board copper).

Without the heat sink, the Rth junction to air for a package reported on-board can be estimated at 13 to $20^{\circ} \mathrm{C} / \mathrm{W}$ (depending on the board used).

The worst value $20^{\circ} \mathrm{C} / \mathrm{W}$ is given for a 1 -layer board $\left(13^{\circ} \mathrm{C}\right.$ for a 4 -layer board).

### 6.4.3 Thermal Resistance from Junction to Bottom of Balls

The thermal resistance from the junction to the bottom of the balls of the package corresponds to the total thermal resistance to be considered from the silicon's die junction to the interface with a board. This thermal resistance is estimated to be $4.8^{\circ} \mathrm{C} / \mathrm{W}$ max.

The following diagram points out how the previous thermal resistances were calculated for this packaged device.

Figure 6-3. Thermal Resistance from Junction to Bottom of Balls
DEMUX - Axpproximative Model for 240 TBGA
Assumptions:
Square die $7.0 \times 7.0=49 \mathrm{~mm}^{2}, 75 \mathrm{~mm}$ thick Epoxy/Ag glue, 0.40 mm copper thickness under die,
Sn60Pb40 columns diameter $0.76 \mathrm{~mm}, 23 \times 23 \mathrm{~mm}$ TBGA

Typical values
(values are in ${ }^{\circ} \mathrm{C} /$ Watt)


Thermal Resistance Junction to case typical = $0.10+0.60+0.05+0.05+0.25=1.05^{\circ} \mathrm{C} / \mathrm{W}$
Thermal Resistance Junction to case Max $=1.40^{\circ} \mathrm{C} / \mathrm{W}$

Case were all Bottom of Balls are connected to infinite heatsink (values are in ${ }^{\circ} \mathrm{C} /$ Watt)


Thermal Resistance Junction to bottom of balls $=4.8^{\circ} \mathrm{C} / \mathrm{W}$ Max

## TS81102G0

### 6.4.4 Temperature Diode Characteristic

The theoretical characteristic of the diode according to the temperature when $\mathrm{I}=3 \mathrm{~mA}$ is depicted below.
Figure 6-4. Temperature Diode Characteristic


### 6.4.5 Moisture Characteristic

This device is sensitive to moisture (MSL3 according to the JEDEC standard).
The shelf life in a sealed bag is 12 months at $<40^{\circ} \mathrm{C}$ and $<90 \%$ relative humidity (RH).
After this bag is opened, devices that might be subjected to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temperature $220^{\circ} \mathrm{C}$ ) must be:

- mounted within 168 hours at factory conditions of $\leq 30^{\circ} \mathrm{C} / 60 \% \mathrm{RH}$, or
- stored at $\leq 20 \%$ RH.

The devices require baking before mounting, if the humidity indicator is $>20 \%$ when read at $23^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$. If baking is required, the devices may be baked for:

- 192 hours at $40^{\circ} \mathrm{C}+5^{\circ} \mathrm{C} /-0^{\circ} \mathrm{C}$ and $<5 \%$ RH for low temperature device containers, or
- 24 hours at $125^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ for high-temperature device containers.


### 6.5 Detailed Cross Section

The following diagram depicts a detailed cross section of the DMUX TBGA package.
Figure 6-5. TBGA 240: 1/2 Cross Section


In the DMUX package shown above, the die's rear side is attached to the copper heat spreader, so the copper heat spreader is at -5 V .

It is necessary to use a heat sink tied to the copper heat speader.
Moreover, there is only a little layer of painting over the copper heat spreader which does not isolate it.
It is therefore recommended to either isolate the heat sink from the other components of the board or to electrically isolate the copper heat spreader from the heat sink. In the latter case, one should use adequate low Rth electrical isolation.

## 7. Applying the Enter Title of Manual DMUX

The TSEV81102G0 DMUX evaluation board is designed to be connected with the TSEV8388G and TSEV83102G0 ADC evaluation boards.

Figure 7-1. TSEV81102G0 DMUX Evaluation Boards


Please refer to the "ADC and DMUX Application Note" for more information.

### 7.1 ADC to DMUX Connections

The DMUX inputs configuration has been optimized to be connected to the TS8388B ADC.
The die in the TBGA package is up. For the ADC, different types of packages can be used such as CBGA with die up or the CQFP68 down. The DMUX device being completely symmetrical, both ADC packages can be connected to the TBGA package of the DMUX criss-crossing the lines (see Table 7-1).

Table 7-1. $\quad$ ADC to DMUX Connections

| ADC Digital Outputs <br> CQFP68 Package | DMUX Data Inputs <br> TBGA Package | ADC Digital Outputs <br> CBGA Package | DMUX Data Inputs <br> TBGA Package |
| :---: | :---: | :---: | :---: |
| D0 | 17 | D0 | I0 |
| D1 | 16 | D1 | I1 |
| D2 | 15 | D2 | 12 |
| D3 | 14 | D3 | I3 |
| D4 | 13 | D4 | 14 |
| D5 | 12 | D5 | 15 |
| D6 | 11 | D6 | 16 |
| D7 | 10 | D7 | 17 |
| - | 18 not connected | - | 18 not connected |
| - | 19 not connected | - | 19 not connected |

Note: The connection between the ADC evaluation board and the DMUX evaluation board requires a 4-pin shift to make the DO pin match either the 17 or 10 pin of the DMUX evaluation board.

## 8. TSEV81102G0TP: Device Evaluation Board

### 8.1 General Description

The TSEV81102GOTP DMUX Evaluation Board (EB) is designed to simplify the characterization and the evaluation of the Enter Title of Manual device ( 1.5 Gsps DMUX). The DMUX EB enables testing of all the DMUX functions: Synchronous and Asynchronous reset functions, selection of the DMUX ratio (1:4 or $1: 8$ ), selection of the number of bits ( 8 or 10), output data common mode and swing adjustment, die junction temperature measurements over military temperature range, etc.

The DMUX EB has been designed to enable easy connection to e2v's ADC Evaluation Boards (such as TSEV8388BGL or TSEV83102GOBGL) for an extended functionality evaluation (ADC and DMUX multichannel applications).

The DMUX EB comes fully assembled and tested, with a Enter Title of Manual device implemented on the board and a heat sink assembled on the device.

## 9. Ordering Information

Table 9-1. Ordering Information

| Part Number | Package | Temperature Range | Screening | Comments |
| :--- | :--- | :---: | :--- | :--- |
| TS81102G0VTP | TBGA 240 | "V" grade <br> $-40^{\circ} \mathrm{C}<\mathrm{Tc} ; \mathrm{Tj}<110^{\circ} \mathrm{C}$ | Standard |  |
| TSEV81102G0TPZR3 | TBGA 240 | Ambient | Prototype | Evaluation board (delivered <br> with heatsink) |

## 10. Datasheet Status Description

Table 10-1. Datasheet Status

| Datasheet Status | Validity |  |
| :--- | :--- | :--- |
| Objective specification | This datasheet contains target and goal <br> specifications for discussion with <br> customer and application validation. | Before design phase |
| Target specification | This datasheet contains target or goal <br> specifications for product development. | Valid during the design phase |
| Preliminary specification $\alpha$-site | This datasheet contains preliminary <br> data. Additional data may be published <br> later; could include simulation results. | Valid before characterization phase |
| Preliminary specification $\beta$-site | This datasheet contains also <br> characterization results. | Valid before the industrialization phase |
| Product specification | This datasheet contains final product <br> specification. | Valid for production purposes |
| Limiting Values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the <br> limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these <br> or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to <br> limiting values for extended periods may affect device reliability. |  |
| Application Information |  |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |  |

### 10.1 Life Support Applications

These products are not designed for use in life-support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. e2v customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify e2v for any damages resulting from such improper use or sale.

### 10.2 Addendum

This section has been added to the description of the device for better understanding of the synchronous reset operation. It puts particular stress on the setup and hold times defined in the switching characteristics table (Table 5-4), linked with the device performances when used at full-speed (1.5 Gsps).

### 10.3 Synchronous Reset Operation

It first describes the operation of the synchronous reset in case the DMUX is used in DR mode and then when used in the DR/2 mode.

As a reminder, the synchronous reset has to be a signal frequency of $\mathrm{Fs} / 8 \mathrm{~N}$ in $1: 8$ ratio or $\mathrm{Fs} / 4 \mathrm{~N}$ in $1: 4$ ratio, where N is an integer.

The effect of the synchronous reset is to ensure that at each new port selection cycle, the first port to be selected is port A. The synchronous reset ensures the internal cyclic synchronization of the device during operation. It is also highly recommended in the case of multichannel applications using 2 synchronized DMUXs.

### 10.3.1 SETUP and HOLD Timings

The setup and hold times for the reset are defined as follows:

- SETUP from SynchReset to Clkin:

Required delay between the rising edge of the reset and the rising edge of the clock to ensure that the reset will be taken into account at the next clock edge. If the reset rising edge occurs at less than this setup time, it will be taken into account only at the second next rising edge of the clock.

A margin of $\pm 100$ ps has to be added to this setup time to compensate for the delays from the drivers and lines.

- HOLD from Clkin and SynchReset:

Minimum duration of the reset signal at a high level to be taken into account by the DMUX. This means that the reset signal has to satisfy 2 requirements: a frequency of $\mathrm{Fs} / 8 \mathrm{~N}$ or $\mathrm{Fs} / 4 \mathrm{~N}$ ( N is an integer) depending on the ratio and a duty cycle such that it is high during at least the hold time.

### 10.3.2 Operation in DR Mode

In DR mode, the DMUX input clock can run at up to 1.5 GHz in 1:8 ratio or 1 GHz in 1:4 ratio. Both cases are described in the following timing diagrams.

Figure 10-1. Synchronous Reset Operation in DR Mode, 1:4 ratio, 750 MHz (Full-speed) - Principle of Operation


## TS81102G0

Figure 10-2. Synchronous Reset Operation in DR Mode, 1:4 ratio, 750 MHz (Full-speed) - TIMINGS


Note: The clock edge to which the reset applies is the one identified by the arrow.
If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the third clock rising edge (not represented, on the right of the edge represented with the arrow).

Figure 10-3. Synchronous Reset Operation in DR Mode, 1:8 ratio, 1.5 GHz (Full-speed) - Principle of Operation


Figure 10-4. Synchronous Reset Operation in DR Mode, 1:8 ratio, 1.5 GHz (Full-speed) - Timings


Note: $\quad$ The clock edge to which the reset applies is the one identified by the arrow.

If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the fourth clock rising edge (last clock rising edge, on the right of the edge represented with the arrow).

This case is the most critical one with only a 300 ps window for the reset.

### 10.4 Operation in DR/2 Mode

In DR/2 mode, the DMUX input clock can run at up to 750 MHz in $1: 8$ ratio or 375 MHz in 1:4 ratio, since the DR/2 clock from the ADC is half the sampling frequency.

Both cases are described in the following timing diagrams.
Figure 10-5. Synchronous Reset Operation in DR/2 Mode, 1:4 ratio, 375 MHz (Full-speed) - Principle of Operation


Figure 10-6. Synchronous Reset Operation in DR/2 Mode, 1:4 ratio, 375 MHz (Full-speed) - Timings


Note: The clock edge to which the reset applies is the one identified by the arrow.
If the reset rising edge had occurred in the first allowed window (on the left), the reset would have been effective on the first represented clock rising edge (first clock rising edge of the schematic, on the left of the edge represented with the arrow).

## TS81102G0

Figure 10-7. Synchronous Reset Operation in DR/2 Mode, 1:8 ratio, 750 MHz (Full-speed) - Principle of Operation


Figure 10-8. Synchronous Reset Operation in DR/2 Mode, 1:8 ratio, 750 MHz (Full-speed) - Timings


Note: The clock edge to which the reset applies is the one identified by the arrow.
If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the fourth clock rising edge (not represented, on the right of the edge represented with the arrow).

## How to reach us

Home page: www.e2v.com

## Sales offices:

## Europe Regional sales office

e2v Itd
106 Waterhouse Lane
Chelmsford Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
mailto: enquiries @e2v.com

## e2v sas

16 Burospace
F-91572 Bièvres Cedex
France
Tel: +33 (0) 160195500
Fax: +33 (0) 160195529
mailto: enquiries-fr@e2v.com

## e2v gmbh

Industriestraße 29
82194 Gröbenzell
Germany
Tel: +49 (0) 8142 41057-0
Fax: +49 (0) 8142284547
mailto: enquiries-de@e2v.com
Americas
e2v inc
520 White Plains Road
Suite 450 Tarrytown, NY 10591
USA
Tel: +1 (914) 5926050 or 1-800-342-5338,
Fax: +1 (914) 592-5148
mailto: enquiries-na @e2v.com

Asia Pacific
e2v Itd
11/F.,
Onfem Tower
29 Wyndham Street,
Central, Hong Kong
Tel: +852 3679364 8/9
Fax: +852 35831084
mailto: enquiries-ap@e2v.com

Product Contact:
e2v
Avenue de Rochepleine
BP 123-38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76583000

## Hotline:

mailto: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

