

Application Note

1. EV12DS130A System Design

Choosing Mode for Optimum Performance

The component has been designed with a number of different operating modes as described below. Optimum performance can be obtained by choosing the correct mode depending on the particular band of use.


Output modes:

Beside the classical NRZ modes EV12DS130A MUXDAC offers 3 other innovative output modes to enhance performance over 1st, 2nd or 3rd Nyquist zones.

- Narrow RTZ with optimal performance over 1st and beginning of 2nd Nyquist Zones.
- RTZ mode: to take advantage of a ½ sinc(X/2) roll off where X is normalized output frequency for optimal operation over 2nd Nyquist Zone.
- RF mode: for optimum available power beyond beginning of 2nd Nyquist zone.

The figure below shows the response against frequency for the different modes.

Figure 1-1. NRZ, NRTZ, RTZ and RF Modes Available Power



Visit our website: www.e2v.com for the latest version of the datasheet

Figure 1-2, Figure 1-3, Figure 1-4 and Figure 1-5 illustrate the timing of each mode.

Figure 1-2. NRZ Mode




Figure 1-3. NRTZ Mode




Figure 1-4. RTZ Mode





Figure 1-5. RF Mode



As a general rule:

NRZ mode offers max power for 1st Nyquist operation and also best performance in the lower frequencies up to 200 MHz – 300 MHz. It also it removes the parasitic spur at the clock frequency (in differential).

- RTZ mode offers slow roll off for 2nd Nyquist or 3rd Nyquist operation
- RF mode offers maximum power over 2nd and 3rd Nyquist operation
- NRTZ mode offers optimum power over full 1st and first half of 2nd Nyquist zones. This is the most relevant in term of performance for operation over 1st and beginning of 2nd Nyquist zone, depending on the sampling rate the zero of transmission moves in the 3rd Nyquist zone from begin to end when sampling rate increases.

OCDS Mode


The OCDS bits control the DSP clock frequency according to the table below.

Table 1-1. OCDS[1:0] Coding Table

Label	Value	Description	
OCDS [1:0]	00	DSP clock frequency is equal to the sampling clock divided by 2N	
	01	DSP clock frequency is equal to the sampling clock divided by 2N*2	
	10	DSP clock frequency is equal to the sampling clock divided by 2N*4 (Contact Hotline-BDC for use of this mode).	
	11	Not allowed	

The timing diagram for a 1:4 DMUX is shown below.

Figure 1-6. OCDS Timing Diagram for 4:1 MUX



Normally for systems using a single DAC and FPGA, OCDS = 00 would be used. This would remove the need for a multiplication of the DSP clock within the FPGA. (The data should always be supplied to the EV12DS130A at the sample rate (DDR)).

However for systems with multiple EV12DS130As and FPGAs, a slower DSP clock might be useful since it could be used to synchronize each FPGA output more easily since there would not be the potential for timing ambiguities due to skew which could be the case with a fast DSP clock.

In these cases a multiplication of the clock is required in the FPGA.

IUCM Mode

(function only available for part numbers EV12DS130AGS, EV12DS130AMGSD/T, EV12DS130AMGS9NB1)


The Input Under Clocking mode (IUCM) is used the enable users who have access to only a limited input data rate. In this mode the input data rate is reduced by a factor of 2 while still keeping the DAC sampling rate at its required value (up to 3 GSps).

This is done by reducing the DSP clock to half the nominal rate, given DMUX and OCDS settings.

The effect of this is that the usable bandwidth, the width of the Nyquist zones, is reduced by a factor of two. This is because the effective input sampling rate is reduced by 2.

Also the position of the null frequency for each response curve is reduced.

Figure 1-7. Response Curves for IUCM = 1



However it can be seen by comparing the curves in IUCM and non-IUCM modes that, particularly at high frequencies, there is very little power loss in the response of the EV12DS130A.




Figure 1-8. Response Curves Non IUCM Mode

Use of PSS and HTVF, STVF

PSS is used to adjust the timing of the DSP clock so that the reception of the data by the EV12DS130A is optimum. A typical connection scheme is shown below.




Figure 1-9. Typical Connection Scheme for FPGA and EV12DS130A

The signal IDC should have the same timing as the data signals.

EV12DS130A

STVL will be high if a set-up time violation is detected by the EV12DS130A and HVTL will be high if hold time violation is detected. In this way the FPGA can monitor these signals and adjust its own phase delay circuits or make an adjustment to the PSS value in the EV12DS130A.

Note that a divider circuit is necessary for these signals to ensure that the correct voltage levels are maintained for interface with FPGA.

STVL/ HTVL Operation

IDC is sampled by 3 latches driven by 3 different clock separated by half a period of the master clock (3 GHz clock),

The central clock being the one used to latch data. If the output of the said 3 latches are different the is a set up or an hold time issue depending on the latch which is different from the central latch.

Transitions on both edges of IDC are detected.

The master clock is the undivided external 3 GHz clock after buffering for edge sharpening...

Figure 1-10. Block Diagram of Circuit






Figure 1-11. Timing Diagram



The flags STVF and HTVF have a risetime of the order of 100ns, see Figure 1-12 below.

Figure 1-12. STVF, HTVF Risetime



This means that these flags will not capture any 'one shot' timing error but need to be used as part of a system that sets up the timing on initialization and then detects long term drifts in timing value.

The procedure recommended is to sweep the input data (along with IDC) delay over the input capture range. This can be done by varying the PSS value. The point at which either of the STVF and HTVF flags goes high should be recorded. The final PSS timing value should be placed away from this error timing zone.

Note that the Flags will repeat over a cycle of input data (4 clock cycles for Demux 4:1) so for example the flags are active at PSS = 7 the optimum timing position will be PSS = 3 or 4.


2. EV12DS130A Circuit Design

Analogue Output (OUT/OUTN)

The analogue output should be used in differential fashion as described in the figures below.

If the application requires a single-ended analogue output, then a balun is necessary to generate a single-ended signal from the differential output of the DAC.

Figure 2-1. Analogue Output Differential Termination



MUXDAC **VCCA** 50Ω 100 nF 50Ω line OUT OUT 1/sqrt OUTN 50Ω line 100 nF Current 50Ω Switches **AGND AGND**


Figure 2-2. Analogue Output using a 1/v2 a Balun

Note: The AC coupling capacitors should be chosen as broadband capacitors with a value depending on the application.

Clock Input (CLK/CLKN)


The DAC input clock (sampling clock) should be entered in differential mode as described in Figure 2-3.

Figure 2-3. Clock Input Differential Termination



Note: The buffer is internally pre-polarized to 2.5V (buffer between V_{CC5} and AGND).

Figure 2-4. Clock Input Differential with Balun




Note: The AC coupling capacitors should be chosen as broadband capacitors with a value depending on the application.

Digital Data, SYNC and IDC Inputs

LVDS buffers are used for the digital input data, the reset signal (active low) and IDC signal.

They are all internally terminated by 2 x 50Ω to ground via a 3.75 pF capacitor.

Figure 2-5. Digital Data, Reset and IDC Input Differential Termination



Notes: 1. In the case when only two ports are used (2:1 MUX ratio), then the unused data should be left open (no connect).


2. Data and IDC signals should be routed on board with the same layout rules and the same length.

DSP Clock

The DSP, DSPN output clock signals are LVDS compatible.

They have to be terminated via a differential 100Ω termination as described in Figure 2-5.

Figure 2-6. DSP Output Differential Termination




Control Signal Settings

The MUX, MODE, PSS and OCDS control signals use the same static input buffer.

Logic "1" = 30 K Ω to Ground, or tied to V_{CCD} = 3.3V or left open


Logic "0" = 10Ω to Ground or Grounded

Figure 2-7. Control Signal Settings



The control signal could be driven by FPGA.

Figure 2-8. Control Signal Settings with FPGA




Logic "1" > VIH or $V_{CCD} = 3.3V$ Logic "0" < VIL or 0V

HTVF and STVF Control signal

The HTVF and STVF control signals is a output 3.3V CMOS buffer. These signals could be acquired by FPGA.

Figure 2-9. Control Signal Settings with FPGA



Note: Due to limitations of Volmax of these signals a potential divider is required to meet minimum input values at FPGAs from some manufacturers.

GA Function Signal

This function allows you to adjust the internal gain of the DAC

The gain of the DAC can be tuned with applied analog voltage from 0 to V_{CCA3}

This analog input signal could be generated by a DAC controlled by FPGA or microcontroller or a resistor network could be used. It should be ensure that the signal is stable enough for the application requirements.

Figure 2-10. Control Signal Settings with GA



Power supplies decoupling and bypassing

The DAC requires 3 distinct power supplies:

 $V_{CCA5} = 5V$ (for the analogue core)

 $V_{CCA3} = 3.3V$ (for the analogue part)


 $V_{CCD} = 3.3V$ (for the digital part)

It is recommended to decouple all power supplies to ground as close as possible to the device balls with 100 pF in parallel to 10 nF capacitors. The minimum number of decoupling pairs of capacitors can be calculated as the minimum number of groups of neighbouring pins.

4 pairs of 100 pF in parallel to 10 nF capacitors are required for the decoupling of V_{CCA5} .

4 pairs for the V_{CCA3} is the minimum required and finally, 10 pairs are necessary for V_{CCD} .

Figure 2-11. Power Supplies Decoupling Scheme



Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to 22 μ F capacitors (value depending of DC/DC regulators).

Board Layout

It is recommended that layout guidelines described in the application note 0999B – 'Design Considerations for Mixed signal PCB layout' should be followed.

In addition with regard to PCB track tolerance it is recommended that the tracking tolerance for digital inputs is: - between differential pairs is \pm 2.5 mm and between each pair a tolerance of \pm 1 mm.

For analog outputs and Clock inputs the tolerance is recommended at ± 0.1 mm between each line of the differential pair.

Synchronisation Procedure

The SYNC signal can be applied to the component to reset the timing block circuit. This is for use when multiple DACs are used and the output timing of each one needs to be synchronised. After the application of the SYNC signal the DSP clock from the EV12DS130A will stop for a period and after a constant and known time the DSP clock will start up again.


Depending on the settings for OCDS and also the MUX ratio the width of the SYNC pulse must be greater than a certain number of external clock pulses. It is also necessary that the sync pulse should be an integer number of clock pulses.

Table 2-1. OCDS Values and SYNC Minimum Pulse Widths

	SYNC min width	
	MUX 4:1	MUX 2:1
OCDS0	3 Clk cycles	1 Clk cycle
OCDS1	5 Clk cycles	1 Clk cycle
OCDS2	Contact Hotline-BDC	Contact Hotline-BDC


The SYNC pulse should be synchronous with the external clock, there is also a forbidden zone in relation to the SYNC and clock signals which causes a metastable response. Do not use a signal with timing in this zone.

Figure 2-12. Sync Timing 2:1 MUX



The diagram below shows the signals expected during a correct operation of SYNC.






To correctly perform the synchronization procedure, the rising edge SYNC pulse should be synchronized with the falling edge of the clock.

The rising edge of the SYNC signal must be applied into a ± 170 ps window around falling edge of the clock as shown on the following diagram.

Figure 2-14. Sync Timing Relationships



There is also a forbidden zone in relation to the SYNC and clock signals which causes a metastable response. Do not use a signal with timing in this zone.

EV12DS130A

To correctly perform the synchronisation procedure, the SYNC falling edge pulse should be synchronised with the falling edge of the clock.

The following diagram shows the metastable zone that should be avoided for stable operation of the device depending on clock frequency.

Figure 2-15. Sync Timing Relationships





Figure 2-16. Example of Forbidden Zone at Fclk 2.5 GHz



During the reset period the DSP clock remains high.

Note that the PSS value must be at 0 to obtain correct operation of the SYNC function.

PSS may not be needed in systems using more recent FPGAs since the delay mechanism can be incorporated in the I/O pad.

If use of PSS is required the reset procedure to be followed should be:

Store value of PSS Set PSS = 0 Re-sync System Reset PSS value.

Choice of Balun

The choice of balun is very important, the use of a non-optimised balun can produce larger than expected harmonics.

Figure 2-17 below illustrates the dramatic degradations induced by an inappropriate Balun choice (part of the band of interest out of the specified domain of the Balun).

The following figure illustrates the possible improvement when using a more appropriate Balun.

The measurements are performed in RTZ mode, for a -3 dBFS tone generated at the same frequencies for Fclock and Fout, with different Baluns to perform de Diff to single conversion before spectrum analyzer.

The following graph shows spectrum in 1st Nyquist zone with balun "KRYTAR" in mode RTZ.




Figure 2-17. Spectrum of 1st Nyquist Zone using Krytar Balun

H2 and H4 are much higher because bandwidth of "balun" in is not adapted. We note also one rise of noise floor in band DC to 450 MHz.

The following graph shows spectrum in 1st Nyquist zone with balun "TP101" in mode RTZ.

Marker 1 [T1] RF Att 10 dB Ref Lv1 -12.24 dBm VBW 20 kHz 0 dBm 1.48196393 GHz SWT 420 s Un i t dBm \blacktriangledown_1 [T1] -12.24 dBm GH<u>t</u> 48196393 Balun: √2 [T1] -88.03 dB TP101 (0.5M - 1.5G) 7214429 MH -20 [T1] -91.41 dBr Fondamental: -30 1482MHz [T1] -77.09 dB 354.70941884 MHz 1 A P -50 **H3** -60 H₂ -70 -80 -90 -100 -110Start 0 Hz 150 MHz Stop 1.5 GHz

Figure 2-18. Spectrum of 1st Nyquist Zone using Macom TP101 Balun

When using a matched balun (adapted), H2 and H4 decrease and are inferior to -80 dBm. The noise floor is correct.

Recommended Baluns

1 st Nyquist	MACOM TP101 (0.5M – 1.5G) MACOM H9 (2M – 2GHz)		
2 nd Nyquist	KRYTAR (0.5G – 7GHz)	reference 4005070	
3 rd Nyquist	KRYTAR (0.5G – 7GHz)	reference 4005070	

The balun Marki BAL006 has good performance for coverage over 1^{st} , 2^{nd} and 3^{rd} Nyquist zones.

Note that even though the TP101 balun is not a 1/v2 terns ratio and not ideally matched there is no standing wave set-up on the interface since the reflected signal is fully absorbed by the 100Ω (diff) impedance of the DAC.

Output Capacitors

If the EV12DS130A is used to generate microwave frequencies, it is recommended to use a high frequency capacitor (example below) as the output DC block to the system.

Figure 2-19. Recommended Capacitors

ATC 545L Series UBC™ **Ultra-Broadband Capacitor**

- EIA 0402 Case Size
- · Capacitance: 100 nF
- Operating Frequency: 16 KHz to 40+ GHz*
- Insertion Loss: < 0.5 dB typical
- Orientation Insensitive
- One Piece Construction
- Voltage Ratings: 10 and 16 WVDC
- TCC: ±15% (-55°C to +85°C)
- RoHS Compliant Terminations
- Gold Terminations Available

ATC's new 545L Series Ultra-Broadband Capacitor (UBC™) is a unique component that provides ultra-low insertion loss, flat frequency response and an excellent match over multiple octaves of frequency spectrum in a one piece configuration.

The 545L is ideal for ultra-broadband DC blocking, coupling, bypassing, and feedback applications in optical communications systems and equipment using high-speed digital logic.



New, Patented Design

Advantages:

- Ultra-Broadband Performance
- Ultra-Low Insertion Loss
- Flat Frequency Response
- Excellent Return Loss
- Unit-to-Unit Performance Repeatability
- Rugged Ceramic Construction

Improving NPR and ACPR

This note is regarding a feature of the EV12DS130A and EV10DS130A.

The NPR and ACPR performance of these devices can be improved by the use of the procedure described in this document.

This family of DACs use an internal band-gap voltage reference for regulating the output voltage, if this band-gap is not set-up correctly there is an impact on its noise behaviour. This will be seen in a reduced NPR or ACPR performance.

It does not pay a large effect in the single tone harmonic performance of the device.

With an Fclk of 3GHz we have seen an improvement of 2 – 3 dB in NPR with the band-gap in the correct state.


At Fclk 1.5GHz the effect is more marked and with the band-gap correctly set we see an NPR of around 55dB, if it is not set we see an NPR of around 48dB.

The graph below shows the performance differences;

It can be seen that without the correct setting band-gap setting the NPR value remains at around 46 – 47 dB no matter what the Fclk frequency.

However with the band-gap correctly set the NPR performance at lower Fclk values improves significantly.


Figure 2-20. NPR Variation with and without Correct Bandgap Setting




The incorrectly set-up band-gap has an increased noise profile which is flat over the values of Fclk.

The correctly set-up band-gap has a much lower noise power and hence as Fclk is reduced it is normal that the noise power due to the DAC reduces. However when the band-gap is not correctly set-up the noise from this dominates the over-all noise performance.

The band-gap can be correctly set-up by increasing the V_{CCA5} voltage to between 5.2 and 5.6V for 1 ms and then reducing it to the recommended value of 5V. The sequence is shown below.





Suggested Circuit for Power Supply Control.

For linear adjustable regulator approach one method of providing this would be to use a regulator with inhibit control (LT1965) and a microprocessor controlled variable resistor as part of the voltage set network.

Another method could use a timer (e.g. NE555 to control an analog switch which switches an additional resistor into the resistor set network to change the feedback ratio for the 1 ms required.

V_{CCA3} and V_{CCD} Relation

To ensure the correct operation of the device the V_{CCA3} supply should be greater than or equal to V_{CCD} .

This can be achieved by using appropriate precision on the design of the power supply OR by fitting a small value resistor between the V_{CCA3} and V_{CCD} supplies and providing the power using the V_{CCA3} side of the resistor. This is shown in the diagram below. Note: the V_{CCA3} should be chosen so that V_{CCD} will not be out of specification for the device.


Note: The value of the voltage drop is subject to an errata sheet in progress relating to the correct operation of the SYNC function.

Power Rise Time.

To ensure the correct operation of the device the supply risetime should be less than 5ms. Typical power supply devices able to maintain this power on rise time include.

ST RHFL4913 Intersil ISL70002, Linear Technology LTM8023, LTM8021, LT1965

Figure 2-22. Schematic of Power Supply arrangement with V_{CCD} and V_{CCA} linked by 0.5Ω




This also has the advantage of reducing the number of required power supplies for the system.

To ensure that this approach did not limit the performance of the device a number of tests were performed on a system having the recommended decoupling as described above.

EV12DS130A

The results are shown below.

Figure 2-23. Test Results of Schematic in Figure 2-22



REF = Data of part with separated supply voltages.

SFDR results also showed no overall loss in performance.

EV12DS130A

e₂v

How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v Itd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v Aerospace and defense inc

765 Sycamore Drive

Milpitas

California 95035

USA

Tel: +33 (0) 1 408 737 0992 Fax: +33 (0) 1 408 736 8708

mailto: e2v-us.com

Americas

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v Itd

11/F.,

Onfem Tower,

29 Wyndham Street,

Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

Product Contact:

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline:

 $mailto: hotline-bdc@\,e2v.com$

Notice:

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

Users of e2v products are responsible for their own products and applications.

e2v technologies does not assumes liability for application support and assistance.

e2v technologies reserves the right to modify, make corrections, improvements and other changes to its products and services at any time and to discontinue any product without notice. Customers are advised to obtain the latest relevant information prior to placing orders and should verify that such information is current and complete.

e2v semiconductors SAS 2013 1087B-BDC-09/13