# QUADRUPLE Analog to Digital Converter High Bandwith, Low power, Low input Swing QUAD <br> 8-bit 1.25 GSps ADC operting up to 5 GSps 

## Datasheet

## Main Features

- Quad ADC with 8-bit Resolution using e2v Proprietary Analog input Cross-point Switch
- 1.25 GSps Sampling Rate in 4-channel Mode
- 2.5 GSps Sampling Rate in 2-channel Mode
- 5 GSps Sampling Rate in 1-channel Mode
- Built-in four-by-four Cross Point Switch
- Single 2.5 GHz Differential Symmetrical Input Clock
- 250 mVpp Analog Input (Differential AC or DC Coupled)
- ADC Master Reset (LVDS)
- Double Data Rate Output Protocol

- LVDS Output Format
- Digital Interface (SPI) with Reset Signal:
- Channel Mode Selection
- Selectable Bandwidth (2 Available Settings)
- Gain, Offset, Phase Control
- Standby Mode (Full or Partial)
- Binary or Gray Coding Selection
- Test Modes (Ramp, Flashing "1")
- Power Supplies: 3.3V \& 1.8V
- Reduced Clock induced Transients on Power Supply Pins due to BiCMOS Silicon Technology
- Power Dissipation: 1.4W per Channel
- EBGA380 Package (RoHS \& non RoHS, 1.27 mm Pitch)


## Performance

- Selectable Full Power Input Bandwidth (-3 dB) up to 3.2 GHz (4-2-1 Channel Mode)
- Band Flatness: $\pm 0.5 \mathrm{~dB}$ from DC to $30 \%$ of Full Power Input Bandwidth
- Channel-To-Channel Isolation: $>60 \mathrm{~dB}$
- 4-channel Mode (Fsampling = 1.25 GSps, -1 dBFS )
- Fin = 100 MHz (Bandwidth 1 GHz ): ENOB = 7.1 bit, SFDR $=47 \mathrm{dBc}, \mathrm{SNR}=45 \mathrm{~dB}, \mathrm{DNL}=0.35 \mathrm{LSB}, \mathrm{INL}= \pm 0.5 \mathrm{LSB}$
- Fin = 620 MHz (Full Bandwidth): ENOB = 7.0 bit, SFDR $=47 \mathrm{dBc}$, SNR $=44.5 \mathrm{~dB}$
- Fin = 1.2 GHz ( Full Bandwidth): ENOB = 6.7 bit, SFDR $=47 \mathrm{dBc}, \mathrm{SNR}=42.5 \mathrm{~dB}$
- 2-channel or 1-channel Mode (Fsampling = 2.5 or 5 GSps, Fin $=620 \mathrm{MHz},-1 \mathrm{dBFS}$ )
- Fin = 620 MHz (Full Bandwidth): ENOB = 7.0 bit , SFDR = 48 dBc, SNR = 44 dB
- Fin =1.2 GHz ( Full Bandwidth): ENOB = $6.7 \mathrm{bit}, \mathrm{SFDR}=48 \mathrm{dBc}, \mathrm{SNR}=42 \mathrm{~dB}$
- BER: $\mathbf{1 0}^{-16}$ at Full Speed
- Latency: 4-channel: 6.5 Clock Cycles


## EV8AQ165A

## Applications

- High Speed Data Acquisition
- Direct RF Down Conversion
- Ultra Wideband Satellite Digital Receiver
- 16 Gbps pt-pt Microwave Receivers
- High Energy Physics
- Automatic Test Equipment
- High Speed Test Instrumentation
- LiDAR (Light Detection And Ranging)


## 1. Block Diagram

Figure 1-1. Simplified Block Diagram


## 2. Description

The Quad ADC is made up of four 9-bit ADC cores which can be considered independently (4-channel mode) or grouped by $2 \times 2$ cores (2-channel mode with the ADCs interleaved two by two) or 1-channel mode (where all four ADCs are all interleaved together).

All four ADCs are clocked by the same external input clock signal and controlled via an industry standard SPI (Serial Peripheral Interface). An analog multiplexer (Cross point Switch) is used to select the analog inputs depending on the mode the Quad ADC is used in.

## Important notice/Disclaimer:

All figures hereafter are given for a full scale of 250 mVpp equivalent to the 256 codes available in the Quad8 HiBW range, ie only when bit $7=1$ in Gray coding. Yet 9 bits are provided (which is 512 codes), this product is tested and guaranteed only for behaviour of the 256 central codes, this is why it is sold and priced as an 8 bit. Any use beyond the 256 central codes would be under the sole responsibility of the customer without guarantee from e2v.

The Clock Circuit is common to all four ADCs. This block receives an external 2.5 GHz clock (maximum frequency) and preferably a low jitter sinewave signal. In this block, the external clock signal is then divided by two in order to generate the internal sampling clocks:

- in 4-channel mode, the same 1.25 GHz clock is directed to all four ADC cores and T/H;
- in 2-channel mode, the in-phase 1.25 GHz clock is sent to ADC A or C and the inverted 1.25 GHz clock is sent to ADC B or D, while the analog input is sent to both ADCs, resulting in an interleaved mode with an equivalent sampling frequency of 2.5 GSps ;
- in 1-channel mode, the in-phase 1.25 GHz clock is sent to ADC A while the inverted 1.25 GHz clock is sent to ADC B, the in-phase 1.25 GHz clock is delayed by $90^{\circ}$ to generate the clock for ADC C and the inverted 1.25 GHz clock is delayed by $90^{\circ}$ to generate the clock for ADC D, resulting in an interleaved mode with an equivalent sampling frequency of 5 GSps .
Note: This document should be used in conjunction with the other documentation relating to this product, e.g. Application notes, Errata notes $\qquad$ etc.

Several adjustments for the sampling delay and the phase are included in this clock circuit to ensure a proper phase relation between the different clocks generated internally from the 2.5 GHz clock.

The Cross point switch (Analog MUX) is common to all ADCs. It allows to select which analog input has been chosen by the user:

- in 4-channel mode, each analog input is sent to the corresponding ADC (AAI to ADC A, BAI to ADC B, CAI to ADC C and DAI to ADC D);
- in 2-channel mode, one can consider that are there 2 two independent ADCs composed of ADC A and $B$ for the first one and of ADC $C$ and $D$ for the second one; the two analog inputs can be applied on AAI or on BAI for the first ADC (in which case, the signal is redirected internally to the second ADC of the pair - ie. B or A respectively) and on CAI or DAI (in which case, the signal is redirected internally to the second ADC of the pair - ie. D or C respectively);
- in 1-channel mode, one analog input is chosen among AAI, BAI, CAI and DAI and then sent to all four ADCs.

Figure 2-1. 4-channel Mode Configuration


Note: Refer to Figure 3-1 on page 15

Figure 2-2. 2-channel Mode Configuration (Analog Input $A$ and Analog Input $C$ )


Note: refer to Figure 3-2 on page 16
Figure 2-3. 2-channel Mode Configuration (Analog Input A and Analog Input D)


Note: refer to Figure 3-2 on page 16
Figure 2-4. 2-channel Mode Configuration (Analog Input B and Analog Input C)


Note: refer to Figure 3-2 on page 16

Figure 2-5. 2-channel Mode Configuration (Analog Input B and Analog Input D)


Note: Refer to Figure 3-2 on page 16
Figure 2-6. 1-channel Mode Configuration


Notes: 1. Refer to Figure 3-3 on page 17
2. For simplification purpose of the timer circuit, the temporary order of ports for sampling is A C B D, therefore sampling order at output port is as follows:
A: $N, N+4, N+8, N+12 \ldots$
C: $N+1, N+5, N+9 \ldots$
B: $N+2, N+6, N+10 \ldots$
D: $N+3, N+7, N+11 \ldots$
The T/H (Track and Hold) is located after the Cross Point Switch and before the ADC cores. This block is used to track the data when the internal sampling clock is low and to hold the data when the internal sampling clock is high. This stage has a gain of 2 .

The ADC cores are all the same for the four ADCs. They include a quantifier block as well as a fast logic block composed of regenerating latches and the Binary/Gray decoding block.
The SPI block provides the digital interface for the digital controls of the ADCs. All the functions of the ADC are contained in the SPI registers and controlled via this SPI (channel selection, standby mode, Binary or Gray coding, Offset Gain and Phase adjust..).
The Output buffers are LVDS compatible. They should be terminated using a 100 external termination resistor.

## EV8AQ165A

The ADC SYNC buffer is also LVDS compatible. When active, the SYNC signal makes the output clock signals go low. The output data are undetermined during the reset and until the output clock restarts.
When the SYNC signal is released, the output clock signals restart after TDR + pipeline delay + a certain number of input clock cycles which is programmed via the SPI in the SYNC register (from min delay to min delay $+15 \times 2$ input clock cycles).
A Diode for the die junction temperature monitoring is implemented using a diode-mounted transistor but not connected to the die: both cathode and anode are accessible externally.
Eight DACs for the gain and the offset controls are included in the design and are addressed through the SPI:

- Offset DACs are used close to the cross point switch;
- Gain DACs are used on the biasing of the reference ladders of each ADC core.

These DACs have a resolution of 10-bit and will allow the control via the SPI of the offset and gain of the ADCs:

- Gain adjustment on 1024 steps, $\pm 10 \%$ range;
- Offset adjustment on 1024 steps, $\pm 40$ LSB range

Four DACs for fine phase control are included in the design and are addressed through the SPI, they have an 10 -bit resolution, and a tuning range of $\pm 15 \mathrm{ps}$ ( 1 step is about 30 fs ).

## 3. Specifications

### 3.1 Absolute Maximum Ratings

Table 3-1. Absolute Maximum ratings

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Positive supply voltage (analog core + SPI pads) | $\mathrm{V}_{\mathrm{CC}}$ | 4 | V |
| Positive Digital supply voltage | $\mathrm{V}_{\text {CCD }}$ | 2.5 | V |
| Positive Digital supply voltage | $\mathrm{V}_{\mathrm{CCO}}$ | 2.5 | V |
| Analog input voltages | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {INN }}$ | $\begin{aligned} & \text { GND - } 0.3(\min ) \\ & \text { VCC }+0.3(\max ) \end{aligned}$ | V |
| Maximum difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {INN }}$ | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}$ | 4 | V |
| Clock input voltage | $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}$ | $\begin{aligned} & \text { GND - } 0.3(\min ) \\ & \text { VCC }+0.3(\max ) \end{aligned}$ | V |
| Maximum difference between $\mathrm{V}_{\text {CLK }}$ and $\mathrm{V}_{\text {CLKN }}$ | $\mathrm{V}_{\text {CLK }}-\mathrm{V}_{\text {CLKN }}$ | 4 | Vpp |
| Junction Temperature | $\mathrm{T}_{J}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: Absolute maximum ratings are limiting values (referenced to $\mathrm{GND}=0 \mathrm{~V}$ ), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability.
All integrated circuits have to be handled with appropriate care to avoid damages due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure. No power sequence recommendation. The power supplies can be switched on and off in any order

## EV8AQ165A

### 3.2 Recommended Conditions Of Use

Table 3-2. Absolute Maximum Ratings

| Parameter | Symbol | Comments | Recommended Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Positive supply voltage | $\mathrm{V}_{\mathrm{Cc}}$ | Includes SPI pads | 3.3 | V |
| Positive digital supply voltage | $\mathrm{V}_{\mathrm{CCD}}$ | Digital parts | 1.8 | V |
| Positive Output supply voltage | $\mathrm{V}_{\text {Cco }}$ | Output buffers | 1.8 | V |
| Differential analog input voltage (Full Scale) | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{INN}} \\ \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{INN}} \end{gathered}$ |  | $\begin{gathered} \pm 125 \\ 250 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mVpp} \end{gathered}$ |
| Clock input power level | $\mathrm{P}_{\text {CLK }} \mathrm{P}_{\text {CLKN }}$ |  | 0 | dBm |
| Digital CMOS input | $\mathrm{V}_{\mathrm{D}}$ | $\begin{aligned} & \text { VIL } \\ & \text { VIH } \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{Vcc} \end{gathered}$ | V |
| Clock frequency | $\mathrm{F}_{\mathrm{c}}$ | For operation at 1.25 GSps in 4-channel mode or 2.5 GSps in 2-channel mode or 5 GSps in 1-channel mode | $=2.5$ | GHz |
| Operating Temperature Range | Ta | Commercial "C" grade Industrial « V » grade | $\begin{gathered} 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}} ; \mathrm{T}_{J}<90^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}} ; \mathrm{T}_{J}<110^{\circ} \mathrm{C} \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |

### 3.3 Electrical Characteristics for supplies, Inputs and Outputs

Unless otherwise specified:
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCD}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=1.8 \mathrm{~V}$
-1 dBFS Analog input (Full Scale Input: $\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {INN }}=250 \mathrm{mVpp}$ ), Full scale is delimited by state of bit 7 in Gray coding, this bit will yield low logic level for signal excursion exceeding the Full Scale.Clock input differentially driven; analog input differentially driven.Default mode: 4-channel mode ON, Binary output data format, Standby mode OFF, Full bandwidth.

Table 3-3. Electrical characteristics for Supplies, Inputs and Outputs

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  |  | 10 |  |  | bit |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Power Supply voltage <br> - Analog (and SPI pads) <br> - Digital <br> - Output | 1. 4 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CCD}} \\ & \mathrm{~V}_{\mathrm{CCO}} \end{aligned}$ | $\begin{gathered} 3.15 \\ 1.7 \\ 1.7 \end{gathered}$ | $\begin{aligned} & 3.3 \\ & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{gathered} 3.45 \\ 1.9 \\ 1.9 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Power Supply current <br> - Analog (and SPI pads) <br> - Digital <br> - Output | 1. 4 | $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{CCD}} \\ & \mathrm{I}_{\mathrm{CCO}} \end{aligned}$ |  | $\begin{gathered} 1.6 \\ 1.58 \\ 166 \end{gathered}$ | $\begin{gathered} 1.89 \\ 3 \\ 215 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| Power Supply current (Partial standby mode AB) <br> - Analog (and SPI pads) <br> - Digital <br> - Output | 1. 4 | $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{CCD}} \\ & \mathrm{I}_{\mathrm{CCO}} \end{aligned}$ |  | $\begin{gathered} 886 \\ 1.59 \\ 92 \end{gathered}$ | $\begin{gathered} 980 \\ 3 \\ 120 \end{gathered}$ | mA <br> mA <br> mA |

## EV8AQ165A

Table 3-3. Electrical characteristics for Supplies, Inputs and Outputs (Continued)

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply current (Partial standby mode CD) <br> - Analog (and SPI pads) <br> - Digital <br> - Output | 1. 4 | $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{CCD}} \\ & \mathrm{I}_{\mathrm{CCO}} \end{aligned}$ |  | $\begin{gathered} 904 \\ 1.59 \\ 92 \end{gathered}$ | $\begin{gathered} 1090 \\ 3 \\ 120 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Supply current (Full standby mode) <br> - Analog (and SPI pads) <br> - Digital <br> - Output | 1. 4 | $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{CCD}} \\ & \mathrm{I}_{\mathrm{CCO}} \end{aligned}$ |  | $\begin{gathered} 179 \\ 1.61 \\ 19 \end{gathered}$ | $\begin{gathered} 255 \\ 3 \\ 25 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power dissipation <br> Default mode <br> Partial Standby mode (AB) <br> Partial standby mode (CD) <br> Full Standby mode | 1. 4 | $\mathrm{P}_{\mathrm{D}}$ |  | $\begin{aligned} & 5.60 \\ & 3.15 \\ & 3.15 \\ & 0.62 \end{aligned}$ | $\begin{aligned} & 5.80 \\ & 3.55 \\ & 3.55 \\ & 0.87 \end{aligned}$ | $\begin{aligned} & \text { W } \\ & \text { w } \\ & \text { w } \\ & \text { W } \end{aligned}$ |
| DATA INPUTS |  |  |  |  |  |  |
| Full Scale Input Voltage range (differential mode) | 1. 4 | $\begin{gathered} \mathrm{V}_{\text {IN }} \\ \mathrm{V}_{\mathrm{INN}} \end{gathered}$ |  | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ |  | mVpp <br> mVpp |
| Input Common Mode | 1. 4 | $V_{\text {ICM }}$ | 1.56 | 1.57 | 1.6 | v |
| Analog input capacitance (die) | 4 | $\mathrm{C}_{\text {IN }}$ |  | 0.5 |  | pF |
| Input Resistance (differential) (see note) | 1. 4 | $\mathrm{R}_{\text {IN }}$ | 95 | 100 | 120 | $\Omega$ |
| CLOCK INPUTS |  |  |  |  |  |  |
| Source Type | 4 | Differential Sinewave |  |  |  |  |
| Clock input common mode voltage | 1. 4 | $\mathrm{V}_{\mathrm{CM}}$ | 1.65 | 1.75 | 1.85 | V |
| Clock input power level (low phase noise sinewave input) $100 \Omega$ differential, AC coupled signal | 4 | $\mathrm{P}_{\text {CLK }}$ | -9 | 0 | 2 | dBm |
| Clock input swing (differential voltage) - on each clock input | 1. 4 | $V_{\text {CLK, }}$ <br> $V_{\text {CLKN }}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 450 \\ & 450 \end{aligned}$ | $\begin{aligned} & 565 \\ & 565 \end{aligned}$ | mVpp mVpp |
| Clock input capacitance (die + package) | 4 | $\mathrm{C}_{\text {CLK }}$ |  | 0.5 |  | pF |
| Clock input resistance (differential) | 1.4 | $\mathrm{R}_{\text {CLK }}$ | 90 | 100 | 110 | $\Omega$ |
| Clock Jitter (max. allowed on clock source) <br> For 1 GHz sinewave analog input | 4 | Jitter |  |  | 150 | fs |
| Clock Duty Cycle requirement in 1-channel mode for performance | 4 | Duty Cycle | 48 | 50 | 52 | \% |
| Clock Duty Cycle requirement in 2-channel mode for performance | 4 | Duty Cycle | 40 | 50 | 60 | \% |
| Clock Duty Cycle requirement in 4-channel mode for performance | 4 | Duty Cycle | 40 | 50 | 60 | \% |

Table 3-3. Electrical characteristics for Supplies, Inputs and Outputs (Continued)

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC, SYNCN Signal |  |  |  |  |  |  |
| Logic Compatibility | 1. 4 | LVDS |  |  |  |  |
| Input Voltages to be applied <br> - Logic Low <br> - Logic High <br> - Swing <br> - Common Mode | 1. 4 | $\begin{gathered} \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{~V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{ICM}} \\ \hline \end{gathered}$ | 1.4 | $\begin{aligned} & 330 \\ & 1.25 \\ & \hline \end{aligned}$ | 1.1 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{mV} \\ \mathrm{~V} \end{gathered}$ |
| SYNC, SYNCN input capacitance | 4 | CSYNC |  | 0.5 |  | pF |
| SYNC, SYNCN input resistance | 4 | RSYNC |  | 100 |  | $\Omega$ |
| SPI |  |  |  |  |  |  |
| CMOS low level input voltage | 1.4 | $\mathrm{V}_{\text {ilc }}$ | 0 |  | $0.3^{*} V_{\text {cc }}$ | V |
| CMOS high level input voltage | 1. 4 | $V_{\text {inc }}$ | $0.7 * \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| CMOS low level of Schmitt trigger | 1.4 | Vtminusc |  |  | 0.35* $V_{\text {cC }}$ | V |
| CMOS high level of Schmitt trigger | 1. 4 | Vtplusc | $0.65 *{ }^{*}{ }_{\text {cc }}$ |  |  | V |
| CMOS Schmitt trigger hysteresis | 1. 4 | Vhystc | $0.15{ }^{*} \mathrm{~V}_{\mathrm{Cc}}$ |  |  | V |
| CMOS low level output voltage (lolc $=2$ or 3 mA ) | 1.4 | Volc |  |  | 0.4 | V |
| CMOS high level output voltage (lohc $=2$ or 3 mA ) | 1.4 | Vohc | $0.8 * \mathrm{~V}_{\mathrm{CC}}$ |  |  | V |
| CMOS low level input current (Vinc $=0 \mathrm{~V}$ ) | 1. 4 | lilc |  |  | 10 | nA |
| CMOS high level input current (Vinc = $\mathrm{V}_{\mathrm{CC}}$ ) | 1.4 | lihc |  |  | 165 | $n A$ |
| DIGITAL DATA and DATA READY OUTPUTS (see Note) |  |  |  |  |  |  |
| Logic Compatibility | 1, 4 |  |  | LVDS |  |  |
| Output levels <br> $50 \Omega$ transmission lines, $100 \Omega(2 \times 50 \Omega)$ differentially terminated <br> - Swing (each single-ended output) <br> - Common mode | 1. 4 | $\begin{gathered} \mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}} \\ \mathrm{~V}_{\mathrm{OCM}} \end{gathered}$ | $\begin{gathered} 250 \\ 1.125 \end{gathered}$ |  | $\begin{gathered} 450 \\ 1.375 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{~V} \end{gathered}$ |

Notes: 1. Input impedance can be adjusted via register at address $0 \times 13$.
2. Differential output buffers impedance $=100 \Omega$ differential.

## EV8AQ165A

### 3.4 Converter Characteristics

Unless otherwise specified:
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCD}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=1.8 \mathrm{~V}$
-1 dBFS Analog input (Full Scale Input: $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{INN}}=250 \mathrm{mVpp}$ )
Clock input differentially driven; analog input differentially driven.
Default mode: 4-channel mode ON, Binary output data format, Standby mode OFF, full bandwidth

Table 3-4. Low Frequency Characteristics

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |
| Gain central value (see note ${ }^{(1)}$ ) | 1. 4 |  | 0.9 | 1 | 1.1 |  |
| Gain error drift | 4 |  |  | 325 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Input offset voltage (see note ${ }^{(2)}$ ) | 1. 4 |  | 116 | 128 | 140 | LSB |
| 4-Channel Mode (Fsampling = 1.25 GSps, Fin = $100 \mathrm{MHz},-1 \mathrm{dBFS}$ ), for each channel |  |  |  |  |  |  |
| DNLrms | 1. 4 | DNLrms |  | 0.1 | 0.15 | LSB |
| Differential non linearity | 1. 4 | DNL+ |  | 0.2 | 0.35 | LSB |
| Differential non linearity | 1. 4 | DNL- | -0.35 | -0.2 |  | LSB |
| INLrms | 1.4 | INLrms |  | 0.2 | 0.5 | LSB |
| Integral non linearity | 1. 4 | INL- | -0.9 | -0.4 |  | LSB |
| Integral non linearity | 1. 4 | INL+ |  | 0.4 | 0.9 | LSB |
| 2-Channel Mode (Fsampling = 2.5 GSps, Fin = 100 MHz, -1 dBFS), for each channel |  |  |  |  |  |  |
| DNLrms | 1. 4 | DNLrms |  | 0.09 | 0.15 | LSB |
| Differential non linearity | 1. 4 | DNL+ |  | 0.2 | 0.35 | LSB |
| Differential non linearity | 1.4 | DNL- | -0.35 | -0.2 |  | LSB |
| INLrms | 1. 4 | INLrms |  | 0.2 | 0.6 | LSB |
| Integral non linearity | 1.4 | INL- | -0.8 | -0.4 |  | LSB |
| Integral non linearity | 1. 4 | INL+ |  | 0.4 | 0.8 | LSB |
| 1-Channel Mode (Fsampling = 5 GSps, Fin = $100 \mathrm{MHz}, \mathbf{- 1} \mathrm{dBFS}$ ) |  |  |  |  |  |  |
| DNLrms | 1. 4 | DNLrms |  | 0.06 | 0.1 | LSB |
| Differential non linearity | 1.4 | DNL+ |  | 0.2 | 0.5 | LSB |
| Differential non linearity | 1.4 | DNL- | -0.5 | -0.2 |  | LSB |
| INLrms | 1.4 | INLrms |  | 0.2 | 0.5 | LSB |
| Integral non linearity | 1.4 | INL- | -0.6 | -0.35 |  | LSB |
| Integral non linearity | 1. 4 | INL+ |  | 0.35 | 0.6 | LSB |

Notes: 1. Gain central value can be set to "1" via the gain adjustment function of the SPI at register $0 \times 22$. Gain central value is measured at Fin $=100 \mathrm{MHz}$.
2. Offset can be adjusted to 0 LSB via the offset adjustment function of the SPI at register $0 \times 20$

Table 3-5. Dynamic Characteristics

| Parameter | Symbol | Test Level | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC ANALOG INPUTS |  |  |  |  |  |  |  |
| Full Power Input Bandwidth in Full mode ( $\mathrm{BW}=$ " 1 " in $0 \times 01$ register) <br> Full Power Input Bandwidth in Nominal mode (BW = "0" in 0x01 register, default mode) | FPBW | 4 |  | $\begin{aligned} & 3.2 \\ & 1.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{GHz} \\ & \mathrm{GHz} \end{aligned}$ | (1) |
| Gain Flatness ( $\pm 0.5 \mathrm{~dB}$ in full band mode setting $\mathrm{BW}=" 1$ " in $0 \times 01$ register) | GF | 4 |  | 1.5 |  | GHz |  |
| Input Voltage Standing Wave Ratio up to 3 GHz | VSWR | 4 |  |  | 2.13 |  | (2) |
| Crosstalk (Fin = 620 MHz ) |  | 4 |  | 60 |  | dB |  |
| Dynamic Performance - 4-Channel Mode (Fsampling =1.25 GSps, Vin =-1 dBFS) for each channel (after calibration) |  |  |  |  |  |  |  |
| Effective Number Of Bits $\begin{array}{ll} \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \mathrm{Fin}=620 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \mathrm{Fin}=1200 \mathrm{MHz} \end{array}$ | ENOB | 1. 4 | $\begin{aligned} & 7.1 \\ & 7.0 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 7.2 \\ & 6.9 \end{aligned}$ |  | Bit | (3) |
| Signal to Noise Ratio $\begin{array}{ll} \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=620 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=1200 \mathrm{MHz} \end{array}$ | SNR | 1. 4 | $\begin{gathered} 45 \\ 44.5 \\ 42.5 \end{gathered}$ | $\begin{aligned} & 46 \\ & 45 \\ & 43 \end{aligned}$ |  | dB | ${ }^{(3)}$ |
| Total Harmonic Distortion (9 Harmonics) $\begin{array}{ll} \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=620 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=1200 \mathrm{MHz} \end{array}$ | ITHDI | 1. 4 | $\begin{aligned} & 46 \\ & 46 \\ & 46 \end{aligned}$ | $\begin{aligned} & 54 \\ & 53 \\ & 53 \end{aligned}$ |  | dB | (3) |
| Spurious Free Dynamic Range $\begin{array}{ll} \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=620 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{GSps} & \text { Fin }=1200 \mathrm{MHz} \end{array}$ | \|SFDR| | 1. 4 | $\begin{aligned} & 47 \\ & 47 \\ & 47 \end{aligned}$ | $\begin{aligned} & 57 \\ & 55 \\ & 53 \end{aligned}$ |  | dBc | (3) |
| Two tone third order intermodulation distortion $\begin{aligned} & \text { Fs }=1.25 \mathrm{GSps} \\ & \text { Fin1 }=490 \mathrm{MHz} ; \text { Fin2 }=495 \mathrm{MHz}[-7 \mathrm{dBFS}] \end{aligned}$ | IIMD3I | 4 |  | 53 |  | dBFS | (3) |
| Dynamic Performance - 2 Channel Mode at 1.25 Gsps or 1-Channel Mode at $2.5 \mathrm{GSps}, \mathbf{- 1} \mathrm{dBFS}$ (after calibration) |  |  |  |  |  |  |  |
| Effective Number Of Bits $\begin{array}{ll} \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=620 \mathrm{MHz} \\ \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=1200 \mathrm{MHz} \end{array}$ | ENOB | 1. 4 | $\begin{aligned} & 7.0 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 7.2 \\ & 7.0 \end{aligned}$ |  | Bit | ${ }^{(3)}$ |
| Signal to Noise Ratio $\begin{array}{ll} \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=620 \mathrm{MHz} \\ \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=1200 \mathrm{MHz} \end{array}$ | SNR | 1. 4 | $\begin{aligned} & 44 \\ & 42 \end{aligned}$ | $\begin{aligned} & 46 \\ & 45 \\ & 43 \end{aligned}$ |  | dB | (3) |
| Total Harmonic Distortion (9 Harmonics) $\begin{array}{ll} \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=620 \mathrm{MHz} \\ \mathrm{Fs}=2.5 \mathrm{GSps} & \text { Fin }=1200 \mathrm{MHz} \end{array}$ | ITHD | 1. 4 | $\begin{aligned} & 48 \\ & 46 \end{aligned}$ | $\begin{aligned} & 54 \\ & 54 \\ & 53 \end{aligned}$ |  | dB | (3) |

Table 3-5. Dynamic Characteristics (Continued)


Notes: 1. It is recommended to use the ADC in reduced bandwidth mode in order to minimize the noise in the ADC when allowed by the application.
2. These figures apply in all 4-/2- and 1-channel modes (interleaved and non interleaved modes)
3. Specified from DC up to 2.5 GHz input signal. Input VSWR is measured on a soldered device. It assumes an external $50 \Omega \pm 2 \Omega$ controlled impedance line, and a $50 \Omega$ driving source impedance ( $S_{11}<-30 \mathrm{~dB}$ ).
4. All the figures provided at Fin $=100 \mathrm{MHz}$ and at Fin $=620 \mathrm{MHz}$ are obtained using the ADC in nominal band mode. The one provided at Fin $=1.2 \mathrm{GHz}$ is obtained using the ADC in full band mode.
5. See section 7.6 for a description of the calibration procedure.

### 3.5 Transient and Switching Characteristics

Table 3-6. Transient and Switching Characteristics

| Parameter | Symbol | Test Level | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSIENT PERFORMANCE |  |  |  |  |  |  |  |
| Bit Error Rate at 1.25 GSps in Gray mode | BER | 4 |  |  | $10^{-16}$ | Error/ sample | (1) |
| ADC settling time $\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}=400 \mathrm{mVpp}\right)$ in Full BW mode | TS | 4 |  |  | 4 | Clock cycles |  |
| Overvoltage recovery time | ORT | 4 |  |  | 4 | Clock cycles |  |
| ADC step response Rise/fall time (10/90\%) <br> In Full BW mode <br> In Nominal BW mode |  |  |  | $\begin{aligned} & 130 \\ & 225 \end{aligned}$ |  | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ |  |
| Overshoot |  |  |  |  | 2 | \% |  |
| Ringback |  |  |  |  | 2 | \% |  |

Note: 1. Output error amplitude $< \pm 8 \mathrm{Isb} . \mathrm{Fs}=1.25 \mathrm{GSps} \mathrm{T}_{\mathrm{J}}=110^{\circ} \mathrm{C}$

Table 3-7. Transient and Switching Characteristics

| Parameter | Symbol | Test Level | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING PERFORMANCE AND CHARACTERISTICS |  |  |  |  |  |  |  |
| Clock frequency | $\mathrm{F}_{\text {CLK }}$ | 4 | 400 |  | 2500 | MHz | (2) |
| Maximum sampling frequency (for each channel) <br> 4-channel mode <br> 2-channel mode <br> 1-channel mode | $\mathrm{F}_{\mathrm{S}}$ | 4 | $\begin{aligned} & 200 \\ & 400 \\ & 800 \end{aligned}$ |  | $\begin{aligned} & 1250 \\ & 2500 \\ & 5000 \end{aligned}$ | MHz <br> MHz <br> MHz |  |
| Minimum clock pulse width (high) | TC1 | 4 |  |  | 200 | ns |  |
| Minimum clock pulse width (low) | TC2 | 4 |  |  | 200 | ns |  |
| Aperture Delay | TA | 4 |  | 100 |  | ps |  |
| ADC Aperture uncertainty | Jitter | 4 |  | 200 |  | fs rms |  |
| Output rise time for DATA ( $20 \%-80 \%$ ) | TR | 4 |  | 200 |  | ps | (3) |
| Output fall time for DATA (20\%-80\%) | TF | 4 |  | 200 |  | ps | (3) |
| Output rise time for DATA READY ( $20 \%-80 \%$ ) | TR | 4 |  | 150 |  | ps | (3) |
| Output fall time for DATA READY ( $20 \%-80 \%$ ) | TF | 4 |  | 150 |  | ps | (3) |
| Data output delay | TOD | 4 |  | 3 |  | ns | (4) |
| Data Ready output delay | TDR | 4 |  | 3 |  | ns | (4) |
|  | ITOD-TDR\| | 4 |  | 60 | 100 | ps | (4) |
| Output Data to Data Ready Propagation Delay | TD1 | 4 |  | 430 |  | ps | (5) |
| Data Ready to Output Data Propagation Delay | TD2 | 4 |  | 370 |  | ps | (5) |

## EV8AQ165A

Table 3-7. $\quad$ Transient and Switching Characteristics (Continued)

| Parameter | Symbol | Test Level | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Data pipeline delay <br> 4-channel mode <br> Port A, B, C, D <br> 2-channel mode <br> Port A, C <br> Port B, D <br> 1-channel mode <br> Port A <br> Port B <br> Port C <br> Port D | TPD | 4 |  | $\begin{gathered} 7 \\ \\ 8 \\ 7 \\ \\ 8 \\ 7 \\ 7 \end{gathered}$ |  | Clock Cycles |  |
| Data Ready Reset delay | TRDR | 4 |  | $\begin{gathered} 1 \text { Tclock + } \\ 1.8 \mathrm{~ns} \end{gathered}$ |  |  |  |
| Minimum SYNC pulse width | TSYNC |  | $5 \times$ Tclock |  |  | ns | (6) |
| SYNC setup time |  | 4 |  | 285 |  | ps |  |
| SYNC hold time |  | 4 |  | 240 |  | ps |  |

Notes: 1. See Definition of Terms.
2. The clock frequency lower limit is due to the gain.
3. $50 \Omega / / C L O A D=2 \mathrm{pF}$ termination (for each single-ended output). Termination load parasitic capacitance derating value: $50 \mathrm{ps} / \mathrm{pF}$ (ECL).
4. TOD and TDR propagation times are defined at package input/outputs. They are given for reference only.
5. Values for TD1 and TD2 are given for a 2.5 GHz external clock frequency ( $50 \%$ duty cycle). For different sampling rates, apply the following formula: TD1 $=T / 2+$ (TOD-TDR) and TD2 $=T / 2-(T O D-T D R)$, where T $=$ clock period. This places the rising edge (True-False) of the differential Data Ready signal in the middle of the Output Data valid window. This gives maximum setup and hold times for external data acquisition. The difference (TD1-TD2) gives an information if DATA READY is centered on the output data. if data ready is in the middle TD1 = TD2 = Tdata/2.
6. Tclock external clock period. No transition of SYNC signal is allowed between T1 and T2 ( forbidden area). Please refer to Section 6.2 on page 36 and Figure 6-4 on page 40.
7. This device is recommended for sampling rate beyond $600 \mathrm{Msps}(1200 \mathrm{MHz})$. For application at lower fequencies, please contact e2v hotline for specific application recommendation.
8. Only applicable in RM = 0 mode. In RM = 1 mode, Data Ready continue during the SYNC, except for a very short period of time ( $<2$ data cycles) during data ready is reinitialized.

### 3.6 Explanation of Test Levels

| 1 | $100 \%$ production tested at $+25^{\circ} \mathrm{C}^{(1)}$ (for "C" Temperature range ${ }^{(2)}$ ). |
| :--- | :--- |
| 2 | $100 \%$ production tested at $+25^{\circ} \mathrm{C}^{(1)}$, and sample tested at specified temperatures (for "V" Temperature ranges ${ }^{(2)}$ ). |
| 3 | Sample tested only at specified temperatures |
| 4 | Parameter is guaranteed by design and characterization testing (thermal steady-state conditions at specified temperature). |
| 5 | Parameter is a typical value only guaranteed by design only |
| 6 | $100 \%$ production tested over specified temperature range (for "B/Q" Temperature range ${ }^{(2)}$ ). |

Note: Only MIN and MAX values are guaranteed (typical values are issuing from characterization results).
Notes: 1. Unless otherwise specified.
2. If applicable, please refer to Ordering Information.

### 3.7 Timing Diagrams

For the information on the reset sequence (using SYNCP, SYNCN signals, please refer to section 7.5).
Figure 3-1. ADC Timing in 4-Channel Mode


Note: $\quad X$ refers to $A, B, C$ and $D$.

Figure 3-2. ADC Timing in 2-Channel Mode


Note: In 2-channel mode, the two analog inputs can be applied on

- AAI, AAIN) and (CAI, CAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on A0...A8 and B0...B8 and the ones corresponding to (CAI, CAIN) on C0...C8 and D0...D8;
- or (AAI, AAIN) and (DAI, DAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on A0...A8 and B0...B8 and the ones corresponding to (DAI, DAIN) on C0...C8 and D0...D8;
- or (BAI, BAIN) and (CAI, CAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on A0...A8 and B0...B8 and the ones corresponding to (CAI, CAIN) on C0...C8 and D0...D8;
- or (BAI, BAIN) and (DAIN, DAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on A0...A8 and B0...B8 and the ones corresponding to (DAI, DAIN) on C0...C8 and D0...D8.

Figure 3-3. ADC Timing in 1-Channel Mode


Note: In 1-Channel mode, the analog input can be applied on (AAI,AAIN), (BAI, BAIN), (CAI, CAIN) or (DAI, DAIN). The choice is made via the SPI in the control register.

### 3.8 Digital Output Coding

Table 3-8. ADC Digital output coding table

| Differential analog input | Voltage level | Digital output |  |
| :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Binary } \\ \text { MSB (bit 8).........LSB(bit 0) } \end{gathered}$ | $\begin{gathered} \text { GRAY } \\ \text { MSB (bit 8).....LSB (bit 0) } \end{gathered}$ |
| + 125.5 mV | Top end of full scale $+1 / 2$ LSB | 110000000 | 101000000 |
| +124.5 mV | Top end of full scale - $1 / 2$ LSB | 101111111 | 111000000 |
| +0.5 mV | Mid scale $+1 / 2$ LSB | 100000000 | 110000000 |
| -0.5 mV | Mid scale - $1 / 2$ LSB | 011111111 | 010000000 |
| -124.5 mV | Bottom end of full scale $+1 / 2 \mathrm{LSB}$ | 010000000 | 011000000 |
| -125.5 mV | ${ }^{1}$ Bottom end of full scale $-1 / 2$ LSB | 001111111 | 001000000 |

Note:
Due to the internal coding of this device and the $\pm 125 \mathrm{mV}$ input swing, the midscale is located at binary code 100000000 , the code corresponding to maximum input is at code 110000000 and the minimum at 010000000 . This is explained in the table below.

If the INRANGE function is required, D7 or a logical combination of D7 and D8 should be used.
Otherwise, D7 can be ignored and D8 is used for the most significant bit of the 8 bit data.
Conversion to standard offset binary coding is relatively straightforward.
In the binary output mode, subtraction of code 001111111 in the FPGA would lead to straight binary coding, and subtraction of code 100000000 in the FPGA will lead to 2's complement coding.




### 3.9 Definition of Terms

Table 3-9. Definition of Terms

| Abbreviation | Term | Definition |
| :---: | :---: | :--- |
| (Fs max) | Maximum Sampling <br> Frequency | Sampling frequency for which ENOB < 6 bits |
| (Fs min) | Minimum Sampling <br> frequency | Sampling frequency for which the ADC Gain has fallen by 0.5 dB with respect to the gain reference <br> value. Performances are not guaranteed below this frequency. |
| (BER) | Bit Error Rate | Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. An <br> error code is a code that differs by more than $\pm 8$ LSB from the correct code. |
| (FPBW) | Full power input <br> bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output <br> waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for <br> input at Full Scale $-1 \mathrm{~dB}(-1 \mathrm{dBFS})$. |
| (SSBW) | Small Signal Input <br> bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output <br> waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for <br> input at Full Scale -10 dB ( -10 dBFS). |
| (SINAD) | Signal to noise and <br> distortion ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1dB below Full Scale ( -1 dBFS), to the RMS <br> sum of all other spectral components, including the harmonics except DC. |

Table 3-9. Definition of Terms (Continued)

| Abbreviation | Term | Definition |
| :---: | :---: | :---: |
| (SNR) | Signal to noise ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS sum of all other spectral components excluding the nine first harmonics. |
| (THD) | Total harmonic distortion | Ratio expressed in dB of the RMS sum of the first nine harmonic components, to the RMS input signal amplitude, set at 1 dB below full scale. It may be reported in dB (i.e, related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |
| (SFDR) | Spurious free dynamic range | Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below Full Scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dB (i.e., related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |
| (ENOB) | Effective Number Of Bits | $\text { ENOB }=\frac{\text { SINAD }-1.76+20 \log (A / F S / 2)}{6.02} \quad \begin{aligned} & \text { Where } A \text { is the actual input amplitude and FS is the full } \\ & \text { scale range of the ADC under test } \end{aligned}$ |
| (DNL) | Differential non linearity | The Differential Non Linearity for an output code i is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic. |
| (INL) | Integral non linearity | The Integral Non Linearity for an output code i is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. <br> INL (i) is expressed in LSBs, and is the maximum value of all IINL (i)I. |
| (TA) | Aperture delay | Delay between the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point), and the time at which (XAI, XAIN where $\mathrm{X}=\mathrm{A}, \mathrm{B}$ C or D ) is sampled. |
| (JITTER) | Aperture uncertainty | Sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point. |
| (TS) | Settling time | Time delay to achieve $0.2 \%$ accuracy at the converter output when a $80 \%$ Full Scale step function is applied to the differential analog input. |
| (ORT) | Overvoltage recovery time | Time to recover $0.2 \%$ accuracy at the output, after a $150 \%$ full scale step applied on the input is reduced to midscale. |
| (TOD) | Digital data Output delay | Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load. |
| (TDR) | Data ready output delay | Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load. |
| (TD1) | Time delay from Data transition to Data Ready | General expression is TD1 = TC1 + TDR - TOD with TC = TC1 + TC2 = 1 encoding clock period. |
| (TD2) | Time delay from Data Ready to Data | General expression is TD2 $=$ TC2 + TDR - TOD with TC $=$ TC1 + TC2 $=1$ encoding clock period. |
| (TC) | Encoding clock period | TC1 $=$ Minimum clock pulse width (high) TC $=$ TC1 + TC2 <br> TC2 $=$ Minimum clock pulse width (low) |
| (TPD) | Pipeline Delay | Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking in account the TOD). |
| (TRDR) | Data Ready reset delay | Delay between the first rising edge of the external clock after reset (SYNCP, SYNCN) and the reset to digital zero transition of the Data Ready output signal (XDR, where $\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D). |
| (TR) | Rise time | Time delay for the output DATA signals to rise from $20 \%$ to $80 \%$ of delta between low level and high level. |
| (TF) | Fall time | Time delay for the output DATA signals to fall from $20 \%$ to $80 \%$ of delta between low level and high level. |
| (PSRR) | Power supply rejection ratio | Ratio of input offset variation to a change in power supply voltage. |

Table 3-9. Definition of Terms (Continued)

| Abbreviation | Term | Definition |
| :---: | :---: | :--- |
| (NRZ) | Non return to zero | When the input signal is larger than the upper bound of the ADC input range, the output code is identical <br> to the maximum code and the Out of Range bit is set to logic one. When the input signal is smaller than <br> the lower bound of the ADC input range, the output code is identical to the minimum code, and the Out <br> of range bit is set to logic one. (It is assumed that the input signal amplitude remains within the absolute <br> maximum ratings). |
| (IMD) | InterModulation <br> Distortion | The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third <br> order intermodulation products. |
| (NPR) | Noise Power Ratio | The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. <br> When applying a notch-filtered broadband white-noise signal as the input to the ADC under test, the <br> Noise Power Ratio is defined as the ratio of the average out-of-notch to the average in-notch power <br> spectral density magnitudes for the FFT spectrum of the ADC output sample test. |
| (VSWR) | Voltage Standing <br> Wave Ratio | The VSWR corresponds to the ADC input insertion loss due to input power reflection. For example a <br> VSWR of 1.2 corresponds to a 20dB return loss (ie. 99\% power transmitted and 1\% reflected). |

## 4. Characterization Results

## Condition :

Typical power supply ( $\mathrm{Vcca}=3.3 \mathrm{~V}, \mathrm{Vccd}=1.8 \mathrm{~V}, \mathrm{Vcco}=1.8 \mathrm{~V}$ )
Ambiant temperature (Vdiode $=785 \mathrm{mV}<==>\mathrm{Tj}=59^{\circ} \mathrm{C}$ )
$\mathrm{Fc}=2.5 \mathrm{G}, 0 \mathrm{dBm}$
Figure 4-1. Full Power Input Bandwidth ( -1 dBFS input, 1 -channel mode, $\mathrm{Fc}=2.5 \mathrm{GHz}$, Full bandwidth setting)


Figure 4-2. Full Power Input Bandwidth ( -1 dBFS input, 1 -channel mode, $\mathrm{Fc}=2.5 \mathrm{GHz}$, Nominal bandwidth setting)


Figure 4-3. ENOB vs Fin


Figure 4-4. $\quad$ SNR vs Fin


Figure 4-5. THD vs Fin


Figure 4-6. SFDR vs Fin


## 5. Pin Description

### 5.1 Pinout View (Bottom view)



### 5.2 Pinout Table

Table 5-1. Pinout Table

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| Power supplies |  |  |  |  |
| GND | A1, A6, A9, A12, A13, A16, A19 A24, $B 1, B 6, B 7, B 8, B 9, B 10, B 11, B 14$, B15, B16, B17, B18, B19, B24, C4, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C21, D4, D8, D9, D10, D11, D12, D13, D14, D15, D16, D17, D21, E8, E9, E10, E11, E12, E13, E14, E15, E16, E17, J5, J20, L5, L20, P5, P20, T5, T20, Y8, Y9, Y12, Y13, Y16, Y17, AA4, AA8, AA9, AA12, AA13, AA16, AA17, AA21, AB4, AB6, $A B 8, A B 9, A B 12, A B 13, A B 16, A B 17$, AB19, AB21, AC1, AC6, AC12, AC13, AC19, AC24, AD1, AD6, AD19, AD24 E4, E5, E20, E21, F4, F5, F20, F21, G5, G20, V5, V20, W4, W5, W20, W21, Y4, Y5, Y20, Y21, AC8, AD9 | Ground <br> All ground pin must be connect to a one solid ground plane on evaluation board <br> Common ground (analog + digital) |  |  |
| VCC | A2, A23, B2, B23, C3, C5, C6, C19, C20, C22, D3, D6, D7, D18, D19, D22, E7, E18, K5, K20, M5, M20, N5, N20, R5, R20, Y7, Y10, Y15, Y18, AA3, AA6, AA7, AA10, AA15, AA18, AA19, AA22, AB3, AB5, AB7, AB10, AB15, AB18, AB20, AB22, AC2, AC23, AD2, AD23 <br> AA14, AB14, Y14, AC9 | Analog + SPI pads power supply (3.3V) |  |  |
| VCCD | Y11, AB11, AA11 | Digital power supply (1.8V) |  |  |
| VCCO | $\begin{aligned} & \text { D5, D20, E3, E6, E19, E22, F3, F22, } \\ & \text { H5, H20, U5, U20, W3, W22, Y3, Y6, } \\ & \text { Y19, Y22, AA5, AA20 } \end{aligned}$ | Output power supply (1.8V) |  |  |
| Clock signal |  |  |  |  |
| CLK <br> CLKN | AD12, AD13 | In phase input clock signal and Out of phase input clock signal <br> Master input clock (Sampling clock). <br> This is a differential clock with internal common mode at 1.8 V <br> It should be driven in AC coupling <br> Equivalent internal differential $100 \Omega$ input resistor | I |  |

Table 5-1. Pinout Table (Continued)

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| Analog input signals |  |  |  |  |
| AAI AAIN | $\begin{aligned} & \text { A7 } \\ & \text { A8 } \end{aligned}$ | In phase analog input channel A <br> Out of phase analog input channel A | 1 |  |
| BAI BAIN | $\begin{aligned} & \text { A10 } \\ & \text { A11 } \end{aligned}$ | In phase analog input channel B <br> Out of phase analog input channel B | I |  |
| CAI CAIN | $\begin{aligned} & \mathrm{A} 14 \\ & \mathrm{~A} 15 \end{aligned}$ | In phase analog input channel C <br> Out of phase analog input channel C | 1 |  |
| DAI DAIN | $\begin{aligned} & \mathrm{A} 17 \\ & \mathrm{~A} 18 \end{aligned}$ | In phase analog input channel D <br> Out of phase analog input channel D | 1 |  |
| XAI XAIN |  | In phase analog input channel $\mathrm{X}(\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D$)$ <br> Out of phase analog input channel X <br> Analog input (differential) with internal common mode at 1.6 V (CMIRefAB/CD signal) <br> It should be driven in AC coupling or DC coupling with CMIREFAB/CD output signal <br> XAI input is sampled and converted (9 bit) on each positive transition on the CLK Input <br> Equivalent internal differential $100 \Omega$ input resistor | 1 |  |

Table 5-1. $\quad$ Pinout Table (Continued)

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| Digital output signals |  |  |  |  |
| AO, AON <br> A1, A1N <br> A2, A2N <br> A3, A3N <br> A4, A4N <br> A5, A5N <br> A6, A6N <br> A7, A7N <br> A8, A8N <br> ADR <br> ADRN | L1, L2 <br> L3, L4 <br> K1, K2 <br> K3, K4 <br> J1, J2 <br> J3, J4 <br> H1, H2 <br> A3, B3 <br> A4, B4 | Channel A in phase output data* <br> A0 is the LSB, A8 is the MSB <br> Channel A out of phase output data <br> AON is the LSB, A8N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25 Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal <br> Channel A Output clock (Data Ready clock in DDR mode) <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency $(625 \mathrm{MHz}$ max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |

Table 5-1. $\quad$ Pinout Table (Continued)

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| BO, BON <br> B1, B1N <br> B2, B2N <br> B3, B3N- <br> B4, B4N <br> B5, B5N <br> B6, B6N <br> B7, B7N <br> B8, B8N | $\begin{aligned} & \mathrm{P} 1, \mathrm{P} 2 \\ & \mathrm{P} 3, \mathrm{P} 4 \\ & \mathrm{R} 1, \mathrm{R} 2 \\ & \mathrm{R} 3, \mathrm{R} 4 \\ & \mathrm{~T} 1, \mathrm{~T} 2 \\ & \mathrm{~T} 3, \mathrm{~T} 4 \\ & \mathrm{U} 1, \mathrm{U} 2 \\ & \text { AD3, AC3 } \\ & \text { AD4 AC4 } \end{aligned}$ | Channel B in phase output data <br> $B 0$ is the LSB, $B 8$ is the MSB <br> BON is the LSB, B8N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor place as close as possible to differential receiver Differential LVDS signal | 0 |  |
| BDR BDRN | $\begin{aligned} & \mathrm{N} 1 \\ & \mathrm{~N} 2 \end{aligned}$ | Channel B Output clock <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency ( 625 MHz max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| CO, CON <br> C1, C1N <br> C2, C2N <br> C3, C3N <br> C4, C4N <br> C5, C5N <br> C6, C6N <br> C7, C7N <br> C8, C8N | $\begin{aligned} & \text { P24, P23 } \\ & \text { P22, P21 } \\ & \text { R24, R23 } \\ & \text { R22, R21 } \\ & \text { T24, T23 } \\ & \text { T22, T21 } \\ & \text { U24, U23 } \\ & \text { AD22, AC22 } \\ & \text { AD21, AC21 } \end{aligned}$ | Channel C in phase output data <br> C 0 is the LSB, C8 is the MSB <br> CON is the LSB, C8N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25 Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |

Table 5-1. $\quad$ Pinout Table (Continued)

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| CDR CDRN | $\begin{aligned} & \text { N24 } \\ & \text { N23 } \end{aligned}$ | Channel C Output clock <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency ( 625 MHz max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| DO, DON <br> D1, D1N <br> D2, D2N <br> D3, D3N <br> D4, D4N <br> D5, D5N <br> D6, D6N <br> D7, D7N <br> D8, D8N | $\begin{aligned} & \text { L24, L23 } \\ & \text { L22, L21 } \\ & \text { K24, K23 } \\ & \text { K22, K21 } \\ & \text { J24, J23 } \\ & \text { J22, J21 } \\ & \text { H24, H23 } \\ & \text { A22, B22 } \\ & \text { A21, B21 } \end{aligned}$ | Channel D in phase output data <br> D0 is the LSB, D8 is the MSB <br> DON is the LSB, D8N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25 Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| DDR DDRN | $\begin{aligned} & \text { M24 } \\ & \text { M23 } \end{aligned}$ | Channel D Output clock <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency (625MHz max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |

Table 5-1. Pinout Table (Continued)

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| SPI signals |  |  |  |  |
| csn | AC16 | SPI signal (3.3V CMOS) Input Chip Select signal (Active low) <br> When this signal is active low, sclk is used to clock data present on MOSI or MISO signal <br> Refer to section 6.6 for more information | 1 |  |
| sclk | AD16 | SPI signal (3.3V CMOS) Input SPI serial Clock Serial data is shifted into and out SPI synchronously to this signal on positive transition of sclk Refer to section 6.6 for more information | 1 | Non-inverting CMOS <br> Schmitt-trigger input |
| mosi | AD17 | SPI signal (3.3V CMOS) <br> Data SPI Input signal (Master Out Slave In) <br> Serial data input is shifted into SPI while sldn is active low <br> Refer to section 6.6 for more information | 1 |  |
| rstn | AC15 | SPI signal (3.3V CMOS) Input Digital asynchronous SPI reset (Active low) <br> This signal allows to reset the internal value of SPI to their default value Refer to section 6.6 for more information | 1 |  |
| miso | AC17 | SPI signal (3.3V CMOS) <br> Data output SPI signal (Master In Slave Out) <br> Serial data output is shifted out SPI while sldn is active low. <br> MISO should be pulled up to Vcc using 1K - 3K3 resistor <br> MISO not tristated when inactive <br> Refer to section 6.6 for more information | 0 |  |
| Other signals |  |  |  |  |
| scan0 <br> scan1 <br> scan2 | AD14 <br> AC14 <br> AD15 | Scan mode signals (Used for internal purpose) Pull up to $\mathrm{V}_{\mathrm{CC}}$ |  |  |

Table 5-1. $\quad$ Pinout Table (Continued)

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| SYNCN SYNCP | $\begin{aligned} & \text { AC11 } \\ & \text { AD11 } \end{aligned}$ | Differential Input Synchronization signal (LVDS) <br> Active high signal <br> This signal is used to synchronize external ADC, Refer to section 7.5 for more information <br> Equivalent internal differential $100 \Omega$ input resistor | 1 |  |
| Res50 <br> Res62 | AD18 <br> AC18 | $50 \Omega$ and $62 \Omega$ reference resistor input <br> Refer to section 6.5 for more information |  |  |
| CMIRefAB <br> CMIRefCD | $\begin{aligned} & \text { B12 } \\ & \text { B13 } \end{aligned}$ | Output voltage reference for Channel A-B and C-D Input Common mode <br> In AC coupling operation this output could be left floating (not used) <br> In DC coupling operation, this pins provides an output voltage witch is the common mode voltage for the analog input signal and should be used to set the common mode voltage of the input driving buffer. <br> CMIRefAB for $A$ and $B$ channel <br> CMIRefCD for C and D channel | 0 |  |

Table 5-1. $\quad$ Pinout Table (Continued)

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| DiodA DiodC | $\begin{aligned} & \text { AD7 } \\ & \text { AC7 } \end{aligned}$ | Input Temperature diode Anode <br> Input Temperature diode Cathode <br> Refer to section 6.4 for more information | I |  |
|  |  |  | 0 |  |
| NC | A5, A20, B5, B20, C1, C2, C23, C24, D1, D2, D23, D24, E1, E2, E23, E24, F1, F2, F23, F24, G1, G2, G3, G4, G21, G22, G23, G24, H3, H4, H21, H22, M3, M4, M22, M21, N3, N4, N22, N21, U3, U4, U21, U22, V1, V2, V3, V4, V21, V22, V23, V24, W1, W2, W23, W24, Y1, Y2, Y23, Y24, AA1, AA2, AA23, AA24, AB1, AB2, AB23, AB24, AC5, AC10, AC20, AD8, AD5, AD10, AD20 | Reserved pins DO NOT CONNECT |  |  |

## 6. Theory of Operation

### 6.1 Overview

Table 6-1. Functional Description


Table 6-1. Functional Description (Continued)

| Name | Function |  |  |
| :--- | :--- | :--- | :--- |
| MISO | SPI Output Data (Master In Slave Out) <br> MISO should be pulled up to Vcc using <br> $1 \mathrm{~K}-3 K 3$ resistor <br> Note: MISO not tristated when inactive | Res62 | $62 \Omega$ reference input resistor |
| MOSI | SPI input Data (Master Out Slave In) | CMIRefAB | Output voltage Reference for Input common <br> Mode reference Channels A and B |
| CSN | Chip Select Input (Active Low) | CMIRefCD | Output voltage Reference for Input common <br> Mode reference Channels C and D |

### 6.2 ADC Synchronization Signal (SYNCP, SYNCN)

The SYNCP, SYNCN signal has LVDS electrical characteristics. It is active high and should last at least TSYNC clock cycles to work properly.

This signal is used for internal synchronization. Its behavior is selectable via SPI (RM and SYNC registers).

The SYNC register allows for expanding the internal SYNC signal in order to align different chips for multi-channel applications. This additional time can be programmed from 0 to 15 input clock cycles.

The RM bit (Control register) describes the behavior of the SYNC signal:

- If RM is set to LOW, internal clocks are locked while SYNC is active
- If RM is set to HIGH, internal clocks will continue toggling during SYNC and will be resynchronized only at falling edge of SYNC. (this is to prevent to unlock PLL on data).
The SYNCP, SYNCN pulse is mandatory whenever the following ADC modes are changed: Standby, DMUX mode, Test mode (2), Channel mode. For all other ADC modes there is no need to perform a SYNCP, SYNCN pulse.
Examples:
The SYNCP, SYNCN pulse is mandatory after power up or power configuration: when switching the ADC from standby (full or partial) to normal mode.

The SYNCP, SYNCN pulse is mandatory after channel mode configuration: when switching the ADC from four-channel mode to one-channel mode.

The SYNCP, SYNCN pulse is mandatory for test sequence: when switching the ADC from normal running mode to ramp or flashing mode (see in normal mode test resources are powered down and need to be reinitialized after entering in test mode) but it is no needed when the ADC is switched from test mode (ramp or flashing), to normal running mode.

Notes:

1. In decimation mode, the SYNCP,SYNCN signal also resets the clock dividers for decimation, therefore data outputs are not refreshed or may be corrupted when SYNC,SYNCN is active.
2. SYNCP, SYNCN pulse is not needed from Test mode to Normal mode. For details regarding synchronization of multiple converters see Application Note "AN1083 B".
3. To avoid metastability problems on internal SYNC signals, it is mandatory to respect SYNC T1 and T2 time (see Table 3-7), as no transition of the SYNC signal is allowed between T1 and T2 time. Please refer to Figure 6-4 on page 40.

Figure 6-1. $\quad$ ADC SYNC Timing in Four-channel Mode, RM $=0$, SYNC Register $\mathrm{y}=3$ (Tunable 0 to 15 Cycles


Notes: 1. When the SYN signal is released (inactive), the ADC restarts with the first rising edge of CLK clock. This means that the Data Ready restarts after a fixed 2 clock cycle delay + a pure delay TDR (normal operation). This restart can be extended thanks to SPI feature. You can add y extra clock cycles (external clock) before starting up of the Data ready signal after reset (SYNC, SYNCN). The propagation delay becomes:
Data Ready restart after a after a fixed 3 clock cycle delay + pure delay TDR + y extra clock cycles. $y$ is the value of SYNC register (address $0 \times 06$ ). Default value is 0 and maximum value is 15 CLK clock cycles.

## EV8AQ165A

Figure 6-2. ADC SYNC Timing in Four-channel Mode, RM = 1, SYNC Register $\mathrm{y}=3$ (Tunable 0 to 15 Cycles)


Figure 6-3. ADC SYNC Timing Condition


### 6.3 Digital Scan Mode (SCAN[2:0])

These signals allow performing a scan of the digital part of the ADC.

## Reserved USE ONLY.

User: Pull up to $\mathrm{V}_{\mathrm{CC}}$.

### 6.4 Die Junction Temperature Monitoring Diode

DIODEA, DIODEC: two pins are provided so that the diode can be probed using standard temperature sensors.

For the measurement of die junction temperature, you could use ADM1032 from On Semiconductor http://www.onsemi.com/pub_link/Collateral/ADM1032-D.PDF

Figure 6-4. Junction Temperature Monitoring Diode System


Note: If the diode function is not used, DIODA and DIODC can be left unconnected (open).

### 6.5 Res50 and Res62

The Res50 and Res62 correspond to the input of internal $50 \Omega$ and $62 \Omega$ reference resistors that are used to check the process deviation.

The idea is to inject a current into pin Res50, measure the voltage across Res50 and nearest ground pin (AD19), same process should be used for Res62.

You then have 2 equations with 2 unknown parameters:
Res50 $=\mathrm{kx} 50+\mathrm{e} 1$
Res62 $=\mathrm{k} \times 62+\mathrm{e} 2$

- where k is due to the process
- where e1 and e2 are due to the measurement errors.

Assuming that $\mathrm{e} 1=\mathrm{e} 2$ since the same process is used to measure both Res50 and Res62 in the same conditions, you can obtain the k factor by working out this equation, which helps you determine if you need to compensate for the process by increasing or decreasing the resistors value (TRIMMER register at address $0 \times 13$ ) of the input resistors (there are two $50 \Omega$ resistors per analog input channel).

Note: If the Res50, Res62 function is not used, Res50 and Res62 can be left unconnected (open).
The two pins Res62 and Res50 are for checking the actual centering of the process.
The two point measurement reduces measurement errors .Since the current circulating through ground in normal operation is about 1.25A, a shift of 10 mV on the pins RES62 and RES50 is consistent.

## EV8AQ165A

One way to get rid of the shift in IR-drop to ground when measuring RES62 of RES50 at actual operational temperature is to use a two step measurement (circuit being normally powered):

1. measure the voltage of these two pins regarding board ground without injecting any current (yields Vres62_0mA and Vres50_0mA, which should be at the same value: the actual ground level in die)
2. measure the voltage of these two pins regarding board ground injecting sequentially 2 mA in these pins this yields Vres62_2ma and Vres50_2mA.

Subtracting the actual resistance would then yield R62 = (Vres62_2mA - Vres62_0mA)/2mA and measR50 $=($ Vres50_2mA - Vres50_0mA)/2mA. This should minimize the systematic error .

Note: when computing the systematic error an accumulated misreading of $\pm 1 \Omega$ on measR50 and measRes62 can lead to a fluctuation of $\pm 1 \Omega$ in the estimation of the systematic error e (for obvious physical reasons e cannot be negative, because it represents parasitic resistance between the measure resistor and the measurement apparatus), and of fluctuation of $\pm 0.01666$ in the estimation of $k$.

The measurement of actual input resistance is somehow easier since we have access to both terminals, but of course due to the trimming system this measurement must be performed with the ADC powered.

Performing the measurement as describe here above should reduce the discrepancy between computed value and measured value for input impedance (cf all resistors are now measured at similar temperatures).

Due to extra routing between pad and termination resistor for analog inputs the measured differential value should be $\sim 2 \Omega$ above the computed value.

As a consequence we should revise the formula for input impedance given in section 7.7.12 as following:
$R=1+\left(121^{*} k /\left(2+0.006^{*}\left(8^{*}\right.\right.\right.$ bit3 $+4^{*}$ bit2 $+2^{*}$ bit1 + bit 0$\left.)\right)$ ) where $k$ is the computed value for RES62 and RES50 measurements, representing the process deviation from ideality ( $k=1<==>$ perfectly centered process), and where the first term 1 is the serial parasitic resistor between pad and actual termination resistor.

The trimming is meant to compensate for die process deviation (accepted value by foundry is $\pm 15 \%$ ), after trimming it is always possible to reach the $50 \Omega$ ( $100 \Omega$ differential) value $\pm 2 \%$ which is consistent with accepted tolerance of discrete passive devices.

When the die process is well centered (that is when $k$ is close enough to 1) no trimming is necessary (default programming is OK) except if due to PCB process issues the actual input trace impedance deviates significantly from $50 \Omega$ and need to me matched internally.
The same trimming value should be applied for parts yielding the same measured values for RES62 and RES50.

## EV8AQ165A

### 6.6 QUAD ADC Digital Interface (SPI)

The digital interface will be a standard SPI (3.3V CMOS pads, 1.8 V core) with:

- 8 bits for the address $A[7]$ to $A[0]$ including a R/W bit (A[7] = R/W and is the MSB);
- 16 bits of data $D[15]$ to $D[0]$ with $D[15]$ the MSB.

5 signals are required:

- RSTN for the SPI reset;
- SCLK for the SPI clock;
- CSN for the Chip Select;
- MISO for the Master In Slave Our SPI Output (MISO should be pulled up to Vcc using 1K - 3K3 resistor. Also MISO does not conform to full SPI specification and is not tristated when inactive. For full details, refer to EV8AQ165A application note.)
- MOSI for the Master Out Slave In SPI Input.

The MOSI sequence should start with one R/W bit:

- $\mathrm{R} / \mathrm{W}=0$ is a read procedure
- $R / W=1$ is a write procedure


### 6.6.1 Timings

Register Write to a 16-bit register:


Note: Last falling edge of sclk should occur only once csn is back to high level at the end of the write procedure.

Register Read from a 16-bit register:

$\mathrm{T}_{\text {CSN_END }}=\mathrm{T}_{\text {SCLK }} / 4=12.5 \mathrm{~ns}\left(\right.$ see note $\left.{ }^{(3)}\right)$

Table 6-2. Timing Characteristics

| Pin | Max Frequency | Setup (see note ${ }^{(1)}$ ) | Hold (see note ${ }^{(1)}$ ) | TPD Propagation Time |
| :--- | :---: | :---: | :---: | :---: |
| SCLK | 20 MHz |  |  |  |
| CSN (to SCLK) ${ }^{(2)}$ |  | 1 ns | 1 ns |  |
| MOSI (to SCLK) |  | 1.2 ns | 1.0 ns |  |
| MISO (to SCLK) |  |  | $\min 1.5 \mathrm{~ns} / \mathrm{max} 4 \mathrm{~ns}$ |  |

Notes: 1. $1^{\text {st }}$ value is in Min Conditions, $2^{\text {nd }}$ value is in Max Conditions.
2. Setup/Hold to both SCLK edges.
3. Last falling edge of sclk should occur once csn is set to 1 , due to an internal operation.

### 6.6.2 Digital Reset (RSTN)

This is a global Reset for the SPI.
It is active Low.
There are 2 ways to reset the Quad 8-bit 1.25 GSps ADC:

- by asserting low the RSTN primary pad (hardware reset)
- by writing a ' 1 ' in the bit SWRESET of the SWRESET register through the SPI (software reset)

Both ways will clear ALL configuration registers to their reset values.

### 6.6.3 Registers Description

Table 6-3. Registers Mapping

| Address | Label | Description | R/W | Default Setting |
| :---: | :---: | :---: | :---: | :---: |
| Common Registers |  |  |  |  |
| 0x00 | Chip ID | Chip ID and version | Read Only | $\begin{aligned} & 0 \times 0414 \\ & 0 \times 0418 \text { (latest) } \end{aligned}$ |
| 0x01 | Control Register | ADC mode (channel mode) <br> Standby <br> Binary/gray <br> Test Mode ON/OFF <br> Bandwidth Selection | R/W | 4-channel mode <br> (1.25 GSps) <br> No standby <br> Binary coding <br> Test mode OFF <br> Nominal bandwidth |
| 0x02 | STATUS | Status register | Read Only |  |
| 0x04 | SWRESET | Software SPI reset | R/W | No reset |
| 0x05 | TEST | Test Mode | R/W | Test Pattern = ramp |
| 0x06 | SYNC | Programmable delay on ADC Data ready after Reset XDR, XDRN (4 bits), with $X=A, B, C, D$ | R/W | 0 extra clock cycle |
| 0x0F | Channel Select | Channel X Selection | R/W | 0x0000 |
| Per Channel Registers ( $\mathrm{X}=\mathrm{A} / \mathrm{B} / \mathrm{C} / \mathrm{D}$ ) |  |  |  |  |
| 0x10 | Cal Ctrl X | Calibration control register of Channel X | R/W |  |
| $0 \times 11$ | Cal Ctrl X Mlbx | Status/Busy of current Calibration of Channel X | Read Only (poll) |  |
| $0 \times 12$ | Status X | Global Status of Channel X | Read Only |  |
| 0x13 | Trimmer X | Impedance Trimmer of Channel X | R/W | 0x07 |

Table 6-3. Registers Mapping (Continued)

| Address | Label | Description | R/W | Default Setting |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 20$ | Ext Offset X | External Offset Adjustment of Channel X | R/W | 0 LSB |
| $0 \times 21$ | Offset X | Offset Adjustment of Channel X | Read Only | 0 LSB |
| $0 \times 22$ | Ext Gain X | External Gain Adjustment of Channel X | R/W | 0 dB |
| $0 \times 23$ | Gain X | Gain Adjustment of Channel X | Read Only | 0 dB |
| $0 \times 24$ | Ext Phase X | External Phase Adjustment of Channel X | R/W | 0 ps |
| $0 \times 25$ | Phase X | Phase Adjustment of Channel X | Read Only | 0 ps |

Notes: 1. ALL registers are 16 -bits long.
2. The "external" gain/offset/phase adjustment registers correspond to the registers where one can write the external values to calibrate the gain/offset/phase parameters of the ADCs. The Gain/offset/phase adjustment registers are read only registers. They provide you with the internal settings for the gain/offset/phase parameters. The "external" and read only adjustment registers should give the same results two by two once any calibration has been performed.

### 6.6.4 Chip ID Register (Read Only)

Table 6-4. Chip ID Register Mapping: address 0x00

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE |  |  |  |  |  |  |  | BRANCH<3:0> |  |  |  | VERSION<3:0> |  |  |  |

Table 6-5. Chip ID Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| VERSION $<3: 0>$ | 0100 | Version Number |  |
| BRANCH $<3: 0>$ | 0001 | Sranch Number |  |
| TYPE<7:0> | 00001000 | Chip Type |  |

Note: $\quad$ Version $=0 \times 041 \mathrm{C}$

### 6.6.5 Control Register

Table 6-6. Control Register Mapping: address 0x01

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused<1:0> |  | 0 | TEST | 0 | Unused | Unused | BDW | B/G | Unused | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |

Table 6-7. Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| ADCMODE <3:0> | 00XX | 4 Channels mode (1.25 GSps per channel) | 00004-channels Mode |
|  | 0100 | 2 Channels mode (channel A and channel C, 2.5 GSps per channel) |  |
|  | 0101 | 2 Channels mode (channel B and channel C, 2.5 GSps per channel) |  |
|  | 0110 | 2 Channels mode (channel A and channel D, 2.5 GSps per channel) |  |
|  | 0111 | 2 Channels mode (channel B and channel D, 2.5 GSps per channel) |  |
|  | 1000 | 1 Channel mode (channel A, 5 GSps) |  |
|  | 1001 | 1 Channel mode (channel B, 5 GSps) |  |
|  | 1010 | 1 Channel mode (channel C, 5 GSps) |  |
|  | 1011 | 1 Channel mode (channel D, 5 GSps) |  |
|  | 1100 | Common input mode, simultaneous sampling (channel A) |  |
|  | 1101 | Common input mode, simultaneous sampling (channel B) |  |
|  | 1110 | Common input mode, simultaneous sampling (channel C) |  |
|  | 1111 | Common input mode, simultaneous sampling (channel D) |  |
| STDBY <1:0> | 00 | Full Active Mode | $00$ <br> Full Active Mode |
|  | 01 | Standby channel A/channel B: <br> - if 4-channels mode selected $\ddagger$ standby of channel $A$ and $B$ <br> - if 2-channel mode selected $\ddagger$ standby of channel A or B <br> - if 1 -channel mode selected $\ddagger$ full standby <br> - if Common input mode selected $\ddagger$ full standby |  |
|  | 10 | Standby channel C/channel D <br> - if 4-channels mode selected $\ddagger$ standby of channel $C$ and $D$ <br> - if 2-channels mode selected $\ddagger$ standby of channel C or D <br> - if 1 -channel mode selected $\ddagger$ full standby <br> - if Common input mode selected $\ddagger$ full standby |  |
|  | 11 | Full Standby |  |
| B/G | 0 | Binary | 0 Binary Coding |
|  | 1 | Gray |  |
| BDW | 0 | Nominal bandwidth (2 GHz typical) | $0$ <br> Nominal bandwidth |
|  | 1 | Full bandwidth |  |
| TEST | 0 | No Test Mode | 0 <br> No Test Mode |
|  | 1 | Test Mode Activated, Refer to the Test register |  |

EV8AQ165A

Table 6-8. $\quad$ Control Register Settings (address 0x01): Bit7 to Bit0

| Description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | B/G | Unused | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |
| 4-channels mode <br> 1.25 GSps max per channel | X | X | X | X | 0 | 0 | X | X |
| 2-channels mode (channel A and channel C) 2.5 GSps max per channel | X | X | X | X | 0 | 1 | 0 | 0 |
| 2-channels mode (channel B and channel C) 2.5 GSps max per channel | X | X | X | X | 0 | 1 | 0 | 1 |
| 2-channels mode (channel A and channel D) 2.5 GSps max per channel | X | X | X | X | 0 | 1 | 1 | 0 |
| 2-channels mode (channel B and channel D) 2.5 GSps max per channel | X | X | X | X | 0 | 1 | 1 | 1 |
| 1-channel mode (Channel A, 5 GSps max) | X | X | X | X | 1 | 0 | 0 | 0 |
| 1-channel mode (Channel B, 5 GSps) | X | X | X | X | 1 | 0 | 0 | 1 |
| 1-channel mode (Channel C, 5 GSps) | X | X | X | X | 1 | 0 | 1 | 0 |
| 1-channel mode (Channel D, 5 GSps) | X | X | X | X | 1 | 0 | 1 | 1 |
| Common input mode, simultaneous sampling 1.25 GSps max (channel A) | X | X | X | X | 1 | 1 | 0 | 0 |
| Common input mode, simultaneous sampling 1.25 GSps max (channel B) | X | X | X | X | 1 | 1 | 0 | 1 |
| Common input mode, simultaneous sampling 1.25 GSps max (channel C) | X | X | X | X | 1 | 1 | 1 | 0 |
| Common input mode, simultaneous sampling 1.25 GSps max (channel D) | X | X | X | X | 1 | 1 | 1 | 1 |
| No standby | X | X | 0 | 0 | X | X | X | X |
| Standby channel A, channel B | X | X | 0 | 1 | X | X | X | X |
| Standby channel C, channel D | X | X | 1 | 0 | X | X | X | X |
| Full Standby | X | X | 1 | 1 | X | X | X | X |
| Binary Coding | 0 | X | X | X | X | X | X | X |
| Gray Coding | 1 | X | X | X | X | X | X | X |

Table 6-9. Control Register Settings (address 0x01): Bit15 to Bit8

| Description | Bit 15 | Bit 14 | Bit 13 | Bit $\mathbf{1 2}$ | Bit 11 | Bit 10 | Bit $\mathbf{9}$ | Bit $\mathbf{8}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | Unused<1:0> |  | Reserved | TEST | Reserved | Unused | Unused | BDW |
| Nominal bandwidth | X | X | 0 | X | 0 | X | X | 0 |
| Full bandwidth | X | X | 0 | X | 0 | X | X | 1 |
| Test Mode OFF | X | X | 0 | 0 | 0 | X | X | X |
| Test Mode ON | X | X | 0 | 1 | 0 | X | X | X |

Note: 1. It is mandatory to apply a SYNCP, SYNCN signal to the ADC when the Test Mode is activated.

Table 6-10. ADCMODE and STBY allowed combinations

| Description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | B/G | Unused | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |
| 4-channels mode, 1.25 GSps max No standby | X | X | 0 | 0 | 0 | 0 | X | X |
| 4-channels mode,1.25 GSps max Standby channel A, channel B | X | X | 0 | 1 | 0 | 0 | X | X |
| 4-channels mode, 1.25 GSps max Standby channel C, channel D | X | X | 1 | 0 | 0 | 0 | X | X |
| 4-channels mode (1.25 GSps max) <br> Full Standby | X | X | 1 | 1 | 0 | 0 | X | X |
| 2-channels mode, 2.5 GSps max (Channels A and C) No Standby | X | X | 0 | 0 | 0 | 1 | 0 | 0 |
| 2-channels mode, 2.5 GSps max (Channels A and C) Standby channel A | X | X | 0 | 1 | 0 | 1 | 0 | 0 |
| 2-channels mode, 2.5 GSps max (Channels A and C) Standby Channel C | X | X | 1 | 0 | 0 | 1 | 0 | 0 |
| 2-channels mode, 2.5 GSps max (Channels A and C) Full Standby | X | X | 1 | 1 | 0 | 1 | 0 | 0 |
| 2-channels mode, 2.5 GSps max (Channels B and C) No Standby | X | X | 0 | 0 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5 GSps max (Channels B and C) Standby Channel B | X | X | 0 | 1 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5 GSps max (Channels B and C) Standby Channel C | X | X | 1 | 0 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5 GSps max (Channels B and C) Full Standby | X | X | 1 | 1 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5 GSps max (Channel A and D) No Standby | X | X | 0 | 0 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5 GSps max (Channels A and D) Standby Channel A | X | X | 0 | 1 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5 GSps max (Channels A and D) Standby Channel D | X | X | 1 | 0 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5 GSps max (Channels A and D) Full Standby | X | X | 1 | 1 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5 GSps max (Channels B and D) No Standby | X | X | 0 | 0 | 0 | 1 | 1 | 1 |
| 2-channels mode, 2.5 GSps max (Channels B and D) Standby Channel B | X | X | 0 | 1 | 0 | 1 | 1 | 1 |
| 2-channels mode, 2.5 GSps max (channels B and D) Standby Channel D | X | X | 1 | 0 | 0 | 1 | 1 | 1 |
| 2-channels mode, 2.5 GSps max (channels B and D) Full Standby | X | X | 1 | 1 | 0 | 1 | 1 | 1 |

Table 6-10. ADCMODE and STBY allowed combinations (Continued)

| Description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1-channel mode (Channel A, 5 GSps max) No Standby | X | X | 0 | 0 | 1 | 0 | 0 | 0 |
| 1-channel mode (Channel B, 5 GSps max) No Standby | X | X | 0 | 0 | 1 | 0 | 0 | 1 |
| 1-channel mode (Channel C, 5 GSps max) No Standby | X | X | 0 | 0 | 1 | 0 | 1 | 0 |
| 1-channel mode (Channel D, 5 GSps) No Standby | X | X | 0 | 0 | 1 | 0 | 1 | 1 |
| 1-channel mode (Channel A, 5 GSps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 0 | 0 |
| 1-channel mode (Channel B, 5 GSps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 0 | 1 |
| 1-channel mode (Channel C, 5 GSps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 1 | 0 |
| 1-channel mode (Channel D, 5 GSps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 1 | 1 |
| Common input mode (Channel A, 1.25 GSps) No Standby | X | X | 0 | 0 | 1 | 1 | 0 | 0 |
| Common input mode (Channel B, 1.25 GSps) No Standby | X | X | 0 | 0 | 1 | 1 | 0 | 1 |
| Common input mode (Channel C, 1.25 GSps) No Standby | X | X | 0 | 0 | 1 | 1 | 1 | 0 |
| Common input mode (Channel D, 1.25 GSps) No Standby | X | X | 0 | 0 | 1 | 1 | 1 | 1 |
| Common input mode (Channel A , 1.25 GSps) Full standby | X | X | 01 or | or 11 | 1 | 1 | 0 | 0 |
| Common input mode (Channel B , 1.25 GSps) Full standby | X | X | 01 or | or 11 | 1 | 1 | 0 | 1 |
| Common input mode (Channel C , 1.25 GSps) Full standby | X | X | 01 or | or 11 | 1 | 1 | 1 | 0 |
| Common input mode (Channel D , 1.25 GSps) Full standby | X | X |  |  | 1 | 1 | 1 | 1 |

### 6.6.6 STATUS Register (Read Only)

Table 6-11. STATUS Register Mapping: address 0x02

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  | ADCXUP<3:0> |  |  |  |

Table 6-12. STATUS Register Description

| Bit label | Value | Description | Default Setting |
| :--- | :--- | :--- | :--- |
| ADCXUP<3:0> | XXX0 | ADC A standby |  |
|  | XXX1 | ADC A active |  |
|  | XX0X | ADC B standby | 1111 |
|  | XX1X | ADC B active |  |
|  | X0XX | ADC C standby |  |
|  | X1XX | ADC C active |  |
|  | $0 X X X$ | ADC D standby |  |
|  | $1 X X X$ | ADC D active |  |

### 6.6.7 SWRESET Register

Table 6-13. SWRESET Register Mapping: address 0x04

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  |  |  |  | SWRESET |

Table 6-14. SWRESET Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :--- | :---: |
| SWRESET | 0 | No Software Reset | 0 |
|  | 1 | Unconditional Software Reset (see Note) | No software reset |

Note: Global Software Reset will reset ALL design registers (configuration registers as well as any flip-flop in the digital part of the design). This bit is automatically reset to 0 after some ns. There is no need to clear it by an external access.

## EV8AQ165A

### 6.6.8 TEST Register

Table 6-15. TEST Register Mapping: address $0 \times 05$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  | Unused |  | "00" |  | FlashM |  | TESTM |

Table 6-16. TEST Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :--- | :---: |
| TESTM | 0 | Not used |  |
|  | 1 | Flashing mode (refer to Bit 1 and Bit 2 to select the flashing 1 period) |  |
|  | 00 | Flashing "11" mode $=1$ ( FF pattern every ten 00 patterns) on each ADC |  |
|  | 01 | Flashing "12" mode $=1$ ( FF pattern every eleven 00 patterns) on each ADC | Flashing " 11 " mode |
|  | 10 | Flashing "16" mode $=1$ ( FF pattern every fifteen 00 patterns) on each ADC |  |

Notes: 1. TESTM is taken into account only if bit12 (TEST) of Control register (address 0x01) is at 1.
2. It is mandatory to apply a SYNCP, SYNCN signal to the ADC when the Test Mode is activated.
3. When Bit 0 is set to 1 , it is necessary to choose the flashing " 1 " period (11, 12 or 16 ) using Bit 1 and Bit 2 . The default flashing mode is the one with 11 period.
4. Flashing mode FF pattern on 9bit (Out of rage bit + data 8bit)

### 6.6.9 SYNC Register Mapping

Table 6-17. SYNC Register Mapping: address 0x06

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  | SYNC<3:0> |  |  |  |

Table 6-18. SYNC Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :--- | :---: |
| SYNC<3:0> | 0000 | 0 extra external clock cycle (CLK) before starting up |  |
|  | 0001 | 1 extra external clock cycle (CLK)before starting up | 0000 |
|  | $\ldots$ | $\ldots$ |  |
|  | 1111 | 15 extra external clock cycles (CLK)before starting up |  |

### 6.6.10 CHANNEL SELECTOR Register

Table 6-19. CHANNEL SELECTOR Register Mapping: address 0x0F

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  |  | Channel Selector <2:0> |  |  |

Table 6-20. CHANNEL SELECTOR Register Description

| Bit label | Value | Description | Default Setting |
| :--- | :--- | :--- | :--- |
| Channel <br> Selector <2:0> | 000 | No channel selected (only common registers are accessible) |  |
|  | 001 | Channel A selected to access to "per-channel" registers |  |
|  | 010 | Channel B selected to access to "per-channel" registers | 000 |
|  | 011 | Channel C selected to access to "per-channel" registers |  |
|  | 100 | Channel D selected to access to "per-channel" registers |  |
|  | Any others | No channel selected (only common registers are accessible) |  |

Note: The CHANNEL SELECTOR register has to be set before any access to "per-channel" registers in order to determine which channel is targeted.

### 6.6.11 CAL Control Registers

Applies to CAL Control registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 6-21. CAL Control Register Mapping: address 0x10

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  | $\begin{aligned} & \text { PCALCTRL X } \\ & \text { <1:0> } \end{aligned}$ |  | $\begin{aligned} & \text { GCALCTRL X } \\ & <1: 0> \end{aligned}$ |  | $\begin{aligned} & \text { OCALCTRL X } \\ & <1: 0> \end{aligned}$ |  | "00" |  |

Table 6-22. CAL Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| OCALCTRL X <1:0> | 00 | Idle mode for selected channel | 00 |
|  | 01 | Idle mode for selected channel |  |
|  | 10 | External Offset adjust for selected channel (transfer of Ext Offset register content into current Offset register) |  |
|  | 11 | Idle mode for selected channel |  |
| GCALCTRL X <1:0> | 00 | Idle mode for selected channel | 00 |
|  | 01 | Idle mode for selected channel |  |
|  | 10 | External Gain adjust for selected channel (transfer of Ext Gain register content into current Gain register) |  |
|  | 11 | Idle mode for selected channel |  |
| PCALCTRL X <1:0> | 00 | Idle mode for selected channel | 00 |
|  | 01 | Idle mode for selected channel |  |
|  | 10 | External Phase adjust for selected channel (transfer of Ext Phase register content into current Phase register) |  |
|  | 11 | Idle mode for selected channel |  |

Notes: 1. Writing to the register will start the corresponding operation(s). In that case, the Status/Busy bit of the mailbox (see below) is asserted until the operation is over. (At the end of a calibration/tuning process, CAL Control register relevant bit slice is NOT reset to default value.)
2. If different calibrations are ordered, they are performed successively following the priority order defined hereafter.

- Gain has priority over Offset, and Phase
- Offset has priority over Phase.

Indeed, the transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

### 6.6.12 CAL Control Registers Mailbox (Read Only)

Applies to CAL Control Registers Mailbox A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-23. CAL Control Registers Mailbox Register Mapping: address $0 \times 11$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | $\begin{gathered} \text { Bit } \\ 9 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 8 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 5 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 4 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 3 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{Bit} \end{gathered}$ | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused<12:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  | STATUS/BUSY X |

### 6.6.13 GLOBAL STATUS Register (Read Only)

Applies to GLOBAL STATUS registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-24. GLOBAL STATUS Register Mapping: address 0x12

| $\begin{gathered} \text { Bit } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 14 \end{gathered}$ | $\begin{aligned} & \text { Bit } \\ & 13 \end{aligned}$ | $\begin{aligned} & \text { Bit } \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { Bit } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { Bit } \\ & 10 \end{aligned}$ | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  |  |  |  | STBY X |

Table 6-25. GLOBAL STATUS Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| STBY X | 0 | Selected Channel is in standby |  |
|  | 1 | Selected Channel is active |  |

### 6.6.14 TRIMMER Register

Applies to TRIMMER registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 6-26. TRIMMER Register Mapping: address $0 \times 13$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  | TRIMMER X <3:0> |  |  |  |

Table 6-27. TRIMMER Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| TRIMMER X <3:0> | 0000 | +10.00 $\Omega$ | $\begin{gathered} 0111 \\ 50 \Omega \end{gathered}$ |
|  | 0001 | +8.34 $\Omega$ |  |
|  | 0010 | $+6.77 \Omega$ |  |
|  | 0011 | +5.29 $\Omega$ |  |
|  | 0100 | +3.89 $\Omega$ |  |
|  | 0101 | +2.57 $\Omega$ |  |
|  | 0110 | +1.31 $\Omega$ |  |
|  | 0111 | +0.11 $\Omega$ |  |
|  | 1000 | $-1.03 \Omega$ |  |
|  | 1001 | $-2.12 \Omega$ |  |
|  | 1010 | $-3.15 \Omega$ |  |
|  | 1011 | $-4.14 \Omega$ |  |
|  | 1100 | $-5.09 \Omega$ |  |
|  | 1101 | $-5.99 \Omega$ |  |
|  | 1110 | $-6.86 \Omega$ |  |
|  | 1111 | $-7.69 \Omega$ |  |

Note: $\quad R=3+(114 /[2+0.06 \times(8 \times$ bit3 $+4 x$ bit2 $+2 x$ bit1 $+1 \times$ bit0 $)]$ $)$ the practical results (simulated) are not exactly the ones given above.

Refer to Section 6.5 "Res50 and Res62" on page 40 for more information.

### 6.6.15 External Offset Registers

Apply to External Offset Registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 6-28. External Offset Control Register Mapping: address $0 \times 20$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | EXTERNAL OFFSET X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 6-29. External Offset Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| EXTERNAL OFFSET X<9:0> | 0x000 | Maximum positive offset applied | $\begin{gathered} \text { 0x200 } \\ 0 \text { LSB Offset } \end{gathered}$ |
|  | 0x1FF | Minimum positive offset applied |  |
|  | 0x200 | Minimum negative offset applied |  |
|  | 0x3FF | Maximum negative offset applied |  |

Notes: 1. Offset variation range: $\sim \pm 20$ LSB, 1024 steps.
2. Current offset of the selected channel is controlled by the External Offset Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
3. The transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

## EV8AQ165A

### 6.6.16 Offset Registers (Read Only)

Apply to Offset Registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 6-30. Offset Control Register Mapping: address $0 \times 21$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | OFFSET X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 6-31. Offset Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| OFFSET X <9:0> | 0x000 | Maximum positive offset applied | $\begin{gathered} 0 \times 200 \\ 0 \text { LSB Offset } \end{gathered}$ |
|  | 0x1FF | Minimum positive offset applied |  |
|  | 0x200 | Minimum negative offset applied |  |
|  | 0x3FF | Maximum negative offset applied |  |

Notes: 1. Offset variation range: $\sim \pm 40$ LSB, 1024 steps.
2. Current offset of the selected channel is controlled by the External Offset Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
3. The transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

### 6.6.17 External Gain Control Registers

Apply to External Gain Control registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-32. External Gain Control Register Mapping: address 0x22

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | EXTERNAL GAIN X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 6-33. External Gain Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :--- | :---: |
| EXTERNAL <br> GAIN $X<9: 0>$ | $0 \times 000$ | Gain shrunk to min accessible value |  |
|  | $0 \times 200$ | Gain at Default value (no correction, actual gain follow process scattering) | $0 \times 200$ |
|  | $\ldots .$. |  |  |
|  | $0 \times 3 F F$ | Gain Increased to max accessible value |  |

Notes: 1. Gain variation range: $\sim \pm 10 \%, 1024$ steps ( 1 step $\sim 0.02 \%$ ).
2. Current gain of the selected channel is controlled by the External Gain Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
3. The transfer function of the ADC is given by the following formula transfer function result $=$ offset + (input*gain).

### 6.6.18 Gain Control Registers (Read Only)

Apply to Gain Control registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 6-34. Gain Control Register Mapping: address 0x23

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | GAIN $\mathrm{X}<9: 0>$ (See Notes) |  |  |  |  |  |  |  |  |  |

Table 6-35. Gain Control Register Description

| Bit label | Value | Description | Default Setting |
| :--- | :---: | :--- | :---: |
| GAIN X <9:0> | $0 \times 000$ | Gain shrunk to min accessible value |  |
|  | $0 \times 200$ | Gain at Default value (no correction, actual gain follow process scattering) | $0 \times 200$ |
|  | $\ldots .$. |  |  |
|  | $0 \times 3 F F$ | Gain Increased to max accessible value |  |

Notes: 1. Gain variation range: $\sim \pm 10 \%, 1024$ steps ( 1 step $\sim 0.02 \%$ ).
2. Current gain of the selected channel is controlled by the External Gain Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
3. The transfer function of the ADC is given by the following formula transfer function result $=$ offset + (input*gain).

### 6.6.19 External Phase Registers

Apply to Phase Registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 6-36. External Phase Register Mapping: address $0 \times 24$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | EXTERNAL PHASE X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 6-37. External Phase Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| EXTERNAL <br> PHASE X <9:0> | 0x000 | ~-15 ps correction on selected channel aperture Delay | $0 \times 200$ <br> 0 ps correction on ADC X aperture Delay |
|  | ..... |  |  |
|  | 0x3FF | $\sim+15 \mathrm{ps}$ correction on selected channel aperture Delay |  |

Notes: 1. Delay control range for edges of internal sampling clocks: $\sim \pm 15 \mathrm{ps}$ ( 1 step $\sim 30 \mathrm{fs}$ ).
2. Actual Aperture Delay of the selected channel is controlled by the External Phase Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

### 6.6.20 Phase Registers (Read Only)

Apply to Phase Registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 6-38. Phase Register Mapping: address 0x25

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | PHASE X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 6-39. Phase Control Register Description

| Bit label | Value | Description | Default Setting |
| :--- | :---: | :--- | :--- |
| PHASE $X<9: 0>$ | $0 \times 000$ | $\sim-15 \mathrm{ps}$ correction on selected channel aperture Delay | $0 \times 200$ |
|  | $\ldots \ldots$ |  |  |
|  | $0 \times 3 F F$ | $\sim+15$ ps correction on selected channel aperture Delay | on ADC $\times$ aperture Delay |

Notes: 1. Delay control range for edges of internal sampling clocks: $\sim \pm 15 \mathrm{ps}$ ( 1 step $\sim 30 \mathrm{fs}$ ).
2. Actual Aperture Delay of the selected channel is controlled by the External Phase Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

## 7. Application Information

### 7.1 Bypassing, Decoupling and Grounding

All power supplies have to be decoupled to ground as close as possible to the signal accesses to the board by $1 \mu \mathrm{~F}$ in parallel to 100 nF .

Figure 7-1. EV8AQ165A Power supplies Decoupling and grounding Scheme


Note: $\mathrm{V}_{\mathrm{CCD}}$ and $\mathrm{V}_{\mathrm{CCO}}$ planes should be separated but the two power supplies can be reunited by a strap on the board.

It is recommended to decouple all power supplies to ground as close as possible to the device balls with 220 pF in parallel to 33 nF capacitors. The minimum number of decoupling pairs of capacitors can be calculated as the minimum number of groups of neighboring pins. 17 capacitors of 220 pF and 8 capacitors of 33 nF for Vcc ; 8 capacitors of 220 pF and 4 capacitors of 33 nF for Vcco and one 220 pF capacitor with one 1 nF capacitor for Vccd.

Figure 7-2. EV8AQ165A Power Supplies Bypassing Scheme


Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to $1 \mu \mathrm{~F}$ capacitors.

### 7.2 Analog Inputs (VIN/VINN)

### 7.2.1 Differential analog input

The analog input can be either DC or AC coupled as described in Figure 7-3 and Figure 7-4.
Figure 7-3. Differential analog input implementation (AC coupled)


Notes: 1. $X=A, B, C$ or $D$
2. The $50 \Omega$ terminations are on chip.
3. $\mathrm{CMIRefAB} / C D=1.6 \mathrm{~V}$.

Figure 7-4. Differential analog input implementation (DC coupled)


Notes: 1. $\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D
2. The $50 \Omega$ terminations are implemented on-chip and can be fine tuned (TRIMMER register at address $0 \times 13$ )
3. $C M I \operatorname{RefAB} / C D=1.6 \mathrm{~V}$. The Common mode is output on signal CMIRefAB for $A$ and $B$ channels and CMIRefCD for $C$ and $D$ channels.

Note: If some Analog inputs are not used, they can be left unconnected (open).
Example: ADC in 1 channel mode with analog input signal on A channel.
-> Analog inputs B, C and D can be left unconnected

### 7.3 Clock Inputs (CLK/CLKN)

It is recommended to enter the clock input signal differential mode. Since the clock input common mode is around 1.8 V , we recommend to AC couple the input clock as described in Figure 7-5.

Figure 7-5. Differential Clock Input Implementation (AC coupled)


Differential mode is the recommended input scheme.
Single ended input is not recommended due to performance limitations.

### 7.4 Digital Outputs

The digital outputs are LVDS compatible. They have to be 100 W differentially terminated.
Figure 7-6. Differential Digital Outputs Terminations (100 LVDS)
QUAD ADC Output


Note: If not used, leave the pins of the differential pair open

### 7.5 Reset Buffer (SYNCP, SYNCN)

The SYNCP, SYNCN signal has LVDS electrical characteristics. It is active high and should last at least 2 clock cycles to work properly

Figure 7-7. Reset Buffer (SYNCP, SYNCN)


Note: If not used, leave the pins of the differential pair open

### 7.6 Calibration Procedure

The Quad ADC EV8AQ165A is made up of four 9-bit ADC cores which can be considered independently (4-channel mode) or grouped by 2 cores ( 2 -channel mode with the ADCs interleaved two by two or 1channel mode where all four ADCs are all interleaved).

The Time-interleaved ADC System can exhibit imperfect artifacts (distortion) in the frequency domain if the individual ADC core characteristics are not well matched. Offset, Gain and Phase (delay) are of primary concern.

When interleaved the 4 internal ADCs of EV8AQ165A need to be calibrated with Offset, Gain and Phase matching.
-> Each ADC must have as close as possible the same Offset, Gain and Phase.
Applications note 'Calibration Methodology for EV10AQ190A-Calibration 1081B' describes this procedure in detail.

## 8. Package Information

### 8.1 Package Outline



| DIMENSIONAL REFERENCES |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REF. | MIN. | NOM. | MAX. |  |  |  |
| A | 1.25 | 1.45 | 1.60 |  |  |  |
| A1 | 0.50 | 0.60 | 0.70 |  |  |  |
| D | 30.80 | 31.00 | 31.20 |  |  |  |
| D1 | 29.21 (BSC.) |  |  |  |  |  |
| E | 30.80 | 31.00 | 31.20 |  |  |  |
| E1 | 29.21 (BSC). |  |  |  |  |  |
| b | 0.70 | 0.80 | 0.90 |  |  |  |
| A2 | 0.75 | 0.85 | 0.95 |  |  |  |
| M | 24 |  |  |  | 380 | 0.25 |
| N |  |  |  |  |  |  |
| bbb |  |  |  |  |  |  |
| ddd |  |  |  |  |  |  |
| e |  |  |  |  |  |  |
| A4 | 0.15 | 0.20 |  |  |  |  |
| Q | 1.1 |  |  |  |  |  |
| REF: JEDEC MS-0.34B VARIATION BAK-1 |  |  |  |  |  |  |



Notes:

1. All dimensions are in millimeters.
2. "e" represents the Basic Solder Ball Grid Pitch.
3. "M" represents the Basic Solder Ball Matrix Size. and symbol " N " is the maximum allowable number of balls after depopulating.
4. Dimension " b " is measured at the maximum solder Ball Diameter parallel to primary Datum $C$
5.) Dimension "ddd" is measured parallel to primary Datum C
5. "Primary Datum C and seating place are defined by the spherical crowns of the solder balls.
6. Package surface shall be Ni plated.
7. Encapsulant size may vary with die size.
8. Small round depression for PIN 1 identification.
9. "A4" is measured at the edge of encapsulant to the inner edge of ball pad.
10. Dimensionning and tolerancing per ASME Y14.5 1994
11. This drawing is for qualification purpose only.

## EV8AQ165A

### 8.2 EBGA380 Land Pattern Recommendations



| A | B | C | D | E | e | b |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31.00 | 31.00 | 0.85 | 29.21 | 29.21 | 1.27 | 0.70 |

All dimensions are in millimeters

### 8.3 Thermal Characteristics

Assumptions:

- No air
- Pure conduction
- No radiation


### 8.3.1 Thermal Characteristics

- Rth Junction - bottom of Balls $=6.68^{\circ} \mathrm{C} / \mathrm{W}$
-Rth Junction - board (Jedec JESD541-8) $=7.38^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction - top of case $=4.3^{\circ} \mathrm{C} / \mathrm{W}$
-Rth Junction - top of case with $50 \mu \mathrm{~m}$ thermal grease $=4.9^{\circ} \mathrm{C} / \mathrm{W}$
-Rth Junction - ambient (JEDEC standard, $49 \times 49 \mathrm{~mm}^{2}$ board size) $=16.3^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction - ambient ( $180 \times 170 \mathrm{~mm}^{2}$ evaluation board size) $=12.8^{\circ} \mathrm{C} / \mathrm{W}$


### 8.3.2 Thermal Management Recommendations

In still air and $25^{\circ} \mathrm{C}$ ambient temperature conditions, the maximum temperature for the device soldered on the evaluation board is $\# 84.5^{\circ} \mathrm{C}$. For higher temperature, extra cooling is necessary.
In the case of the need of an external thermal management, it is recommended to have an external heatsink on top of the EBGA380 with a thermal resistance of $4^{\circ} \mathrm{C} / \mathrm{W}$ max.

## EV8AQ165A

### 8.4 Moisture Characteristics

This device is sensitive to the moisture (MSL3 according to JEDEC standard).
Shelf life in sealed bag : 12 months at $<40^{\circ} \mathrm{C}$ and $<90 \%$ relative humidity (RH).
After this bag is opened, devices that will be subjected to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temp. $220^{\circ} \mathrm{C}$ ) must be :

- mounted within 168 hours at factory conditions of $\leq 30^{\circ} \mathrm{C} / 60 \% \mathrm{RH}$, or
- stored at $\leq 20 \% \mathrm{RH}$

Devices require baking, before mounting, if Humidity Indicator is $>20 \%$ when read at $23^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
If baking is required, devices may be baked for :

- 192 hours at $40^{\circ} \mathrm{C}+5^{\circ} \mathrm{C} /-0^{\circ} \mathrm{C}$ and $<5 \%$ RH for low temperature device containers, or
- 24 hours at $125^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ for high-temperature device containers.


## 9. Ordering Information

Table 9-1. Ordering Information

| Part Number | Package | Temperature Range | Screening Level | Comments |
| :--- | :--- | :--- | :--- | :--- |
| EVX8AQ165ATPY | EBGA380 RoHS | Ambient | Prototype | Contact e2v Sales <br> Office for availability |
| EV8AQ165ACTPY | EBGA380 RoHS | Commercial <br> $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}} ; \mathrm{T}_{J}<90^{\circ} \mathrm{C}$ | Standard | Contact e2v Sales <br> Office for availability |
| EV8AQ165AVTPY | EBGA380 RoHS | Industrial <br> $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}} ; \mathrm{T}_{J}<110^{\circ} \mathrm{C}$ | Standard | Contact e2v Sales <br> Office for availability |
| EVX8AQ165ATP | EBGA380 | Ambient | Prototype | Contact e2v Sales <br> Office for availability |
| EV8AQ165ACTP | EBGA380 | Commercial <br> $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}} ; \mathrm{T}_{J}<90^{\circ} \mathrm{C}$ | Standard | Contact e2v Sales <br> Office for availability |
| EV8AQ165AVTP | EBGA380 | Industrial <br> $-40^{\circ} \mathrm{C}<T_{C} ; \mathrm{T}_{J}<110^{\circ} \mathrm{C}$ | Standard | Contact e2v Sales <br> Office for availability |

## 10. Revision History

This table provides revision history for this document.
Table 10-1. Revision History

| Rev. No | Date | Substantive Change(s) |
| :--- | :--- | :--- |
| 1119 A | $10 / 2013$ | Initial revision |

EV8AQ165A

## Table of Contents

Main Features ..... 1
Performance ..... 1
Applications ..... 2
1 Block Diagram ..... 2
2 Description ..... 2
3 Specifications ..... 6
3.1 Absolute Maximum Ratings ..... 6
3.2 Recommended Conditions Of Use ..... 7
3.3 Electrical Characteristics for supplies, Inputs and Outputs ..... 7
3.4 Converter Characteristics ..... 10
3.5 Transient and Switching Characteristics ..... 13
3.6 Explanation of Test Levels ..... 14
3.7 Timing Diagrams ..... 15
3.8 Digital Output Coding ..... 18
3.9 Definition of Terms ..... 20
4 Characterization Results ..... 22
5 Pin Description ..... 26
5.1 Pinout View (Bottom view) ..... 26
5.2 Pinout Table ..... 27
6 Theory of Operation ..... 35
6.1 Overview ..... 35
6.2 ADC Synchronization Signal (SYNCP, SYNCN) ..... 36
6.3 Digital Scan Mode (SCAN[2:0]) ..... 40
6.4 Die Junction Temperature Monitoring Diode ..... 40
6.5 Res50 and Res62 ..... 40
6.6 QUAD ADC Digital Interface (SPI) ..... 42
7 Application Information ..... 56
7.1 Bypassing, Decoupling and Grounding ..... 56
7.2 Analog Inputs (VIN/VINN) ..... 57
7.3 Clock Inputs (CLK/CLKN) ..... 58
7.4 Digital Outputs ..... 59
7.5 Reset Buffer (SYNCP, SYNCN) ..... 59
7.6 Calibration Procedure ..... 60
8 Package Information ..... 61
8.1 Package Outline ..... 61
8.2 EBGA380 Land Pattern Recommendations ..... 62
8.3 Thermal Characteristics ..... 62
8.4 Moisture Characteristics ..... 63
9 Ordering Information ..... 63
10 Revision History ..... 63

## How to reach us

Home page: www.e2v.com

## Sales offices:

## Europe Regional sales office

e2v Itd
106 Waterhouse Lane
Chelmsford Essex CM1 2QU
England
Tel: +44 (0)1245493493
Fax: +44 (0)1245 492492
mailto: enquiries @e2v.com
e2v sas
16 Burospace
F-91572 Bièvres Cedex
France
Tel: +33 (0) 160195500
Fax: +33 (0) 160195529
mailto: enquiries-fr@e2v.com

## e2v aerospace and defense inc

765 Sycamore Drive

## Milpitas

California 95035
USA
Tel: +1 4087370992
Fax: +1 4087368708
mailto: enquiries-na@e2v.com

```
Americas
e2v inc
5 2 0 \text { White Plains Road}
Suite 450 Tarrytown, NY 10591
USA
Tel: +1 (914) 592 6050 or 1-800-342-5338,
Fax: +1 (914) 592-5148
mailto: enquiries-na@e2v.com
```


## Asia Pacific

e2v Itd
11th floor
Onfem Tower
29 Wyndham Street
Central, Hong Kong
Tel: +852 36793648 or +852 36793649
Fax: +852 35831084
mailto: enquiries-ap@e2v.com

Product Contact:
e2v
4 Avenue de Rochepleine
BP 123-38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76583000

## Hotline:

mailto: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.
Users of e2v products are responsible for their own products and applications.
e2v technologies does not assumes liability for application support and assistance.
e2v technologies reserves the right to modify, make corrections, improvements and other changes to its products and services at any time and to discontinue any product without notice. Customers are advised to obtain the latest relevant information prior to placing orders and should verify that such information is current and complete.

EV8AQ165A

