

## EV12AQ600-FMC-EVM User guide

*v1.0 – 7<sup>th</sup> May 2021*

If you require any support, please contact your local FAE or send an email at [GRE-HOTLINE-BDC@Teledyne.com](mailto:GRE-HOTLINE-BDC@Teledyne.com).

### 1 Table of Contents

2	Introduction	2
3	Quick start	3
3.1	Hardware and software .....	3
3.2	System setup.....	3
3.3	Technical support.....	3
4	Board technical description	4
4.1	Key Features .....	4
4.2	EV12AQ600 top and bottom views .....	5
4.3	FMC connector.....	6
4.3.1	FMC signals description .....	6
4.3.2	FMC pinout.....	9
5	Power supplies	10
	Figure 1 – EV12AQ600/605 architecture overview.....	2
	Figure 2 – EV12AQ600-FMC-EVM architecture overview.....	4
	Figure 3 – EV12AQ600-FMC-EVM top and bottom view. ....	5

Whilst Teledyne e2v Semiconductors SAS has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. Teledyne e2v Semiconductors SAS accepts no liability beyond the set out in its standard

conditions of sale in respect of infringement of third party patents arising from the use of the devices in accordance with information contained herein.

## 2 Introduction

The EV12AQ600-FMC-EVM is an evaluation board used to evaluate the [EV12AQ600/605](#) ADCs.

The [EV12AQ600/605](#) are the first 12-bit, quad, dual or single-channel C-band capable ADCs with RF sampling up to 1.6, 3.2 or 6.4 GSps.

The [EV12AQ600/605](#) ADCs main features are:

- 4 input channels with 4.5 / 6.5 GHz selectable analog input bandwidth (-3dB).
- A built-in Cross-Point-Switch (CPS) allows multi-mode operation with the capability to interleave the four independent cores in order to reach higher sampling rates.
  - In 4-channel mode, the four cores can sample, in phase, four independent inputs at 1.6 GSps.
  - In 2-channel mode the cores are interleaved by 2 in order to reach 3.2 GSps sampling rate on each of two inputs.
  - In 1-channel mode a single input is propagated to each of the four cores which are interleaved by 4 in order to reach a sampling rate of 6.4 GSps.
- 4 ADC cores sampling at 1.6 GSps max which can be used independently or interleaved
- An ADC input clock (CLK) up to 6.4 GHz max
- A serial link and data sampling synchronization input signal, the SYNCTRIG input.
- A synchronization output signal for multi-ADC synchronization, the SYNCO input.
- An ESistream serial interface allowing data transmission to a logic device. With lane rate up to 12.8 Gbps,  $f_{CLK} = f_{serial}/2$ , (Protocol specification and license free VHDL ESistream RX IP available on [www.esistream.com](http://www.esistream.com)).
- An SSO, Slow Synchronization Output clock used as clock reference for serial link receiver  $f_{SSO} = f_{CLK}/32$ .
- A 2.5V and 3.3V SPI registers configuration interface.







Figure 1 – [EV12AQ600/605](#) architecture overview.

### 3 Quick start

#### 3.1 Hardware and software

The table below lists the FPGA carrier boards validated to support the EV12AQ600-FMC-EVM.

FPGA FMC/FMC+ carrier board reference	FMC/FMC+ connector type	VHDL design example on Check <a href="#">ESIstream website</a>	VHDL design example User Guide Check <a href="#">ESIstream website</a>	Boards assembly
<a href="#">ADA-SDEV-KIT2</a>	FMC+ HPC	Download <a href="#">ADA-SDEV-KIT2 VHDL design example</a>	Download <a href="#">VHDL design example user guide</a>	
<a href="#">KCU105</a>	FMC HPC	Download <a href="#">KCU105 VHDL design example</a>		
<a href="#">VC709</a>	FMC HPC	Download <a href="#">VC709 VHDL design example</a>		

#### 3.2 System setup

Complete the following steps to install the EV12AQ600-FMC-EVM to a FPGA carrier board. For additional information on FPGA carrier boards, refer to the manufacturer board's user guide.

1. Turn off the DC power switch (SW1) and disconnect the input power source (J8) from the EV12AQ600-FMC-EVM and from the FPGA carrier board.
2. Install the EV12AQ600-FMC-EVM board to the FPGA carrier board FMC or FMC+ connector.
3. Connect the input power source to the FPGA carrier board and then to the EV12AQ600-FMC-EVM (J8).
4. Turn the FPGA carrier board power input switch to ON and then turn the EV12AQ600-FMC-EVM power input switch ON (SW1). The system is now ready for use.

#### 3.3 Technical support

The EV12AQ600-FMC-EVM is compatible with standard high pin count (HPC) FMC and FMC+ interfaces. Please contact your local FAE or Teledyne-e2v support at [GRE-HOTLINE-BDC@Teledyne.com](mailto:GRE-HOTLINE-BDC@Teledyne.com) for more information **or support on others FMC/FMC+ FPGA carrier boards.**

## 4 Board technical description

The EV12AQ600-FMC-EVM is a partially populated High Pin Count (HPC) FMC mezzanine board.

### 4.1 Key Features

For the implementation of [EV12AQ600/605](#) ADC, the EV12AQ600-FMC-EVM includes the following key features:

- x4 single-ended signal inputs transformed into differential signals through broadband baluns ([BAL-0006SMG](#)) allowing a single-ended signal source from 500 kHz to 6 GHz.
- ADC selectable high-speed clock input from the LMX2592 clock synthesizer or from a single-ended clock input transformed into differential signal through a broadband balun ([BAL-0208SMG](#)) to test the ADC performance with an external low-noise clock source
- Single-ended clock reference input for the LMX2592 clock synthesizer to synchronize multiple EV12AQ600-FMC-EVM boards.
- SYNCTRIG selectable input from the HPC FMC connector or from differential SMA connectors.
- SYNCO selectable output to the HPC FMC connector or to differential SMA connectors.
- Temperature diode monitoring (AD7708 + LM334) with SPI interface over the FMC connector interface.
- x8 High-Speed Speed Lanes (HSSL) to receive ADC samples using ESistream protocol (see [ESistream protocol specifications](#)).
- Debug user interface, GPIO x9, dip switches x4 and leds x4 over HPC FMC connector interface.
- 1.8V control signals HPC FMC connector interface.




Figure 2 – EV12AQ600-FMC-EVM architecture overview.

#### 4.2 EV12AQ600 top and bottom views




Figure 3 – EV12AQ600-FMC-EVM top and bottom view.

### 4.3 FMC connector

#### 4.3.1 FMC signals description

Pin name	Pin reference	Signal name	M2C/C2M (1)	Signal Description																				
CLK0_M2C_P	H4	-	-	Not used																				
CLK0_M2C_N	H5	-	-	Not used																				
LA00_P_CC	G6	FPGA_REF_CLK	C2M	Optional 10 MHz clock reference for the PLL LMX2592. REF_SEL must be high (1.8V) to use this reference.																				
LA00_N_CC	G7	-	-	Not used																				
LA01_P_CC	D8	ADC_SCLK	C2M	SPI SCLK signal both for LMX2592 clock synthesizer and Diode temperature monitoring ADC (AD7708 Channel 1).																				
LA01_N_CC	D9	-	-	Not used																				
LA02_P	H7	-	-	Not used																				
LA02_N	H8	-	-	Not used																				
LA03_P	G9	REF_SEL_EXT	C2M	0 (0 V): Select VCC/2 for low jitter VCXO 100 MHz (ABLNO-V-100.000MHZ) Voltage Control (VC) input. No external clock reference. 1 (1.8 V): Select CP output of HMC1031 for low jitter VCXO 100 MHz (ABLNO-V-100.000MHZ) Voltage Control (VC) input. External clock reference.  2-channel analog multiplexer 74LVC1G3157 S-input.																				
LA03_N	G10	REF_SEL	C2M	0 (0 V): External clock reference to be connected on SMA12 (10 MHz). 1 (1.8 V): External clock reference from the carrier board using C2M FPGA_REF_CLK FMC connector input.  SP3T RF switch JSW3-272DR+ RF1-input																				
LA04_P	H10	SYNCTRIG_P-DUT	C2M	EV12AQ600/605 ADC SYNCTRIG input when SYNC_SEL is low (0 V).																				
LA04_N	H11	SYNCTRIG_N-DUT	C2M																					
LA05_P	D11	HMC1031_D1	C2M	HMC1031: 0.1 MHz to 500 MHz Clock Generator with Integer N PLL Phase lock clean high frequency references to 10 MHz equipment.																				
LA05_N	D12	HMC1031_D0	C2M																					
				<table border="1"> <thead> <tr> <th>D0</th> <th>D1</th> <th>Reference clock frequency</th> <th>PLL Feedback division ratio</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>N.A.</td> <td>Power-down</td> </tr> <tr> <td>1</td> <td>0</td> <td>100 MHz</td> <td>Divide by 1</td> </tr> <tr> <td>0</td> <td>1</td> <td>20 MHz</td> <td>Divide by 5</td> </tr> <tr> <td>1</td> <td>1</td> <td>10 MHz</td> <td>Divide by 10</td> </tr> </tbody> </table>	D0	D1	Reference clock frequency	PLL Feedback division ratio	0	0	N.A.	Power-down	1	0	100 MHz	Divide by 1	0	1	20 MHz	Divide by 5	1	1	10 MHz	Divide by 10
D0	D1	Reference clock frequency	PLL Feedback division ratio																					
0	0	N.A.	Power-down																					
1	0	100 MHz	Divide by 1																					
0	1	20 MHz	Divide by 5																					
1	1	10 MHz	Divide by 10																					
LA06_P	C10	spare[7]	TBD	User Debug GPIO / spare signal																				
LA06_N	C11	MISO	C2M	EV12AQ600/605 ADC SPI MISO.																				
LA07_P	H13	spare[4]	TBD	User Debug GPIO / spare signal																				
LA07_N	H14	spare[3]	TBD	User Debug GPIO / spare signal																				
LA08_P	G12	CLK_SEL	C2M	EV12AQ600/605 ADC CLK source switch 0 (0 V): External SMA 1 (1.8 V): LMX2592 Clock synthesizer																				
LA08_N	G13	SYNCO_SEL	C2M	0 (0 V): EV12AQ600/605 SYNCO from FMC connector interface 1 (1.8 V): EV12AQ600/605 external SYNCO from SMA15/SMA16.																				
LA09_P	D14	spare[6]	TBD	User Debug GPIO / spare signal																				
LA09_N	D15	ADC_CS_U	C2M	SPI NCS signal for diode temperature monitoring ADC (AD7708 Channel 1).																				
LA10_P	C14	spare[8]	TBD	User Debug GPIO / spare signal FTDI UART 1 TXD (Orange) when using ESStream VHDL design example.																				
LA10_N	C15	RSTN	C2M	EV12AQ600/605 ADC active low reset.																				
LA11_P	H16	CSN-PLL	C2M	SPI NCS signal for EV12AQ600/605 ADC CLK PLL (LMX2592).																				
LA11_N	H17	spare[1]	TBD	User Debug GPIO / spare signal																				
LA12_P	G15	SYNC_SEL	C2M	0 (0 V): SYNC C2M 1 (1.8 V): External SYNC from SMA13/SMA14  2-channel differential multiplexer CBTL01023 SEL-input.																				
LA12_N	G16	spare[2]	TBD	User Debug GPIO / spare signal																				

LA13_P	D17	ADC_MISO	C2M	SPI MISO signal both for LMX2592 clock synthesizer and Diode temperature monitoring ADC (AD7708 Channel 1).
LA13_N	D18	ADC_MOSI	M2C	SPI MOSI signal both for LMX2592 clock synthesizer and Diode temperature monitoring ADC (AD7708 Channel 1).
LA14_P	C18	SCLK	OUT	EV12AQ600/605 ADC SPI SCLK.
LA14_N	C19	Spare[9]	TBD	User Debug GPIO / spare signal FTDI UART 1 RXD (yellow) when using ESStream VHDL design example.
LA15_P	H19	C2M_LED1	OUT	Debug user led 1 (LED15)
LA15_N	H20	C2M_LED2	OUT	Debug user led 2 (LED16)
LA16_P	g18	PLL_MUXOUT	IN	LMX2592 clock synthesizer PLL locked when high (1.8V)
LA16_N	G19	Spare[5]	TBD	User Debug GPIO / spare signal
CLK1_M2C_P	G2	-	-	Not used
CLK1_M2C_N	G3	-	-	Not used
LA17_P_CC	D20	CLKoutB_P	M2C	LMX2592 RFoutB P
LA17_N_CC	D21	CLKoutB_N	M2C	LMX2592 RFoutB N
LA18_P_CC	C22	-	-	Not used
LA18_N_CC	C23	-	-	Not used
LA19_P	H22	C2M_LED3	C2M	Debug user led 3 (LED17)
LA19_N	H23	C2M_LED4	C2M	Debug user led 4 (LED31)
LA20_P	G21	CSN	C2M	EV12AQ600 ADC SPI NCS
LA20_N	G22	MOSI	C2M	EV12AQ600 ADC SPI MOSI
LA21_P	H25	-	-	Not used
LA21_N	H26	-	-	Not used
LA22_P	G24	M2C_CFG1	M2C	Debug user SW3.1 switch
LA22_N	G25	M2C_CFG2	M2C	Debug user SW3.2 switch
LA23_P	D23	-	-	Not used
LA23_N	D24	-	-	Not used
LA24_P	H28	-	-	Not used
LA24_N	H29	-	-	Not used
LA25_P	G27	M2C_CFG3	M2C	Debug user SW3.3 switch
LA25_N	G28	M2C_CFG4	M2C	Debug user SW3.4 switch
LA26_P	D26	-	-	Not used
LA26_N	D27	-	-	Not used
LA27_P	C26	-	-	Not used
LA27_N	C27	-	-	Not used
LA28_P	H31	SYNCO_P	M2C	EV12AQ600/605 ADC SYNCO output when SYNCO-SEL is low (0 V).
LA28_N	H32	SYNCO_N	M2C	
LA29_P	G30	-	-	Not used
LA29_N	G31	-	-	Not used
LA30_P	H34	-	-	Not used
LA30_N	H35	-	-	Not used
LA31_P	G33	-	-	Not used
LA31_N	G34	-	-	Not used
LA32_P	H37	-	-	Not used
LA32_N	H38	-	-	Not used
LA33_P	G36	-	-	Not used
LA33_N	G37	-	-	Not used

DP0_M2C_P	C6	P_BSL0		EV12AQ600/605 channel B output P, serial link0 (CML)
DP0_M2C_N	C7	N_BSL0		EV12AQ600/605 channel B output N, serial link0 (CML)
DP1_M2C_P	A2	P_BSL1		EV12AQ600/605 channel B output P, serial link1 (CML)
DP1_M2C_N	A3	N_BSL1		EV12AQ600/605 channel B output N, serial link1 (CML)
DP2_M2C_P	A6	P_ASLO		EV12AQ600/605 channel A output P, serial link0 (CML)
DP2_M2C_N	A7	N_ASLO		EV12AQ600/605 channel A output N, serial link0 (CML)
DP3_M2C_P	A10	P_AS1		EV12AQ600/605 channel A output P, serial link1 (CML)
DP3_M2C_N	A11	N_AS1		EV12AQ600/605 channel A output N, serial link1 (CML)
DP4_M2C_P	A14	P_DSLO		EV12AQ600/605 channel D output P, serial link0 (CML)
DP4_M2C_N	A15	N_DSLO		EV12AQ600/605 channel D output N, serial link0 (CML)
DP5_M2C_P	A18	P_CSL1		EV12AQ600/605 channel C output P, serial link1 (CML)
DP5_M2C_N	A19	N_CSL1		EV12AQ600/605 channel C output N, serial link1 (CML)
DP6_M2C_P	B16	P_CSL0		EV12AQ600/605 channel C output P, serial link0 (CML)
DP6_M2C_N	B17	N_CSL0		EV12AQ600/605 channel C output N, serial link0 (CML)
DP7_M2C_P	B12	P_DS1		EV12AQ600/605 channel D output P, serial link1 (CML)
DP7_M2C_N	B13	N_DS1		EV12AQ600/605 channel D output N, serial link1 (CML)
GBTCLK0_M2C_P	D4	SSO_P		Slow Synchro Output P. $f_{SSO} = f_{ADC\_CLK}/32$ . To be used as transceiver clock reference by the logic device receiving ADC samples.
GBTCLK0_M2C_N	D5	SSO_N		Slow Synchro Output N. $f_{SSO} = f_{ADC\_CLK}/32$ . To be used as transceiver clock reference by the logic device receiving ADC samples.

**Notes:**

- (1) **M2C** : Mezzanine to Carrier signal  
**C2M**: Carrier to Mezzanine signal



### 4.3.2 FMC pinout

	K	J	H	G	F	E	D	C	B	A
1	TP13 - VREF B M2C	GND	TP12 - VREF A M2C	GND	P3V3 - PG M2C	GND	LED6 - PG C2M	GND	RES1	GND
2	GND	CLK3 M2C P	GND - PRSNT M2C L	CLK1 M2C P	GND	HA01 P CC	GND	DP0 C2M P	GND	P BSL1 - DP1 M2C P
3	GND	CLK3 M2C N	GND	CLK1 M2C N	GND	HA01 N CC	GND	DP0 C2M N	GND	N BSL1 - DP1 M2C N
4	CLK2 M2C P	GND	CLK0 M2C P	GND	HA00 P CC	GND	SSO P - GBTCLK0 M2C P	GND	DP9 M2C P	GND
5	CLK2 M2C N	GND	CLK0 M2C N	GND	HA00 N CC	GND	SSO N - GBTCLK0 M2C N	GND	DP9 M2C N	GND
6	GND	HA03 P	GND	FPGA REF CLK - LA00 P CC	GND	HA05 P	GND	P BSL0 - DP0 M2C P	GND	P ASL0 - DP2 M2C P
7	HA02 P	HA03 N	SYNCO P - LA02 P	LA00 N CC	HA04 P	HA05 N	GND	N BSL0 - DP0 M2C N	GND	N ASL0 - DP2 M2C N
8	HA02 N	GND	SYNCO N - LA02 N	GND	HA04 N	GND	ADC SCLK - LA01 P CC	GND	DP8 M2C P	GND
9	GND	HA07 P	GND	REF SEL EXT - LA03 P	GND	HA09 P	LA01 N CC	GND	DP8 M2C N	GND
10	HA06 P	HA07 N	SYNCTRIG P - LA04 P	REF SEL - LA03 N	HA08 P	HA09 N	GND	J23.1 Header - LA06 P	GND	P ASL1 - DP3 M2C P
11	HA06 N	GND	SYNCTRIG P - LA04 N	GND	HA08 N	GND	HMC1031 D1 - LA05 P	GND	MISO - LA06 N	N ASL1 - DP3 M2C N
12	GND	HA11 P	GND	CLK SEL - LA08 P	GND	HA13 P	HMC1031 D0 - LA05 N	GND	P DSL1 - DP7 M2C P	GND
13	HA10 P	HA11 N	J23.2 Header - LA07 P	SYNCO SEL - LA08 N	HA12 P	HA13 N	GND	GND	N DSL1 - DP7 M2C N	GND
14	HA10 N	GND	J23.3 Header - LA07 N	GND	HA12 N	GND	J23.4 Header - LA09 P	J23.5 Header - LA10 P	GND	P DSL0 - DP4 M2C P
15	GND	HA14 P	GND	SYNC SEL - LA12 P	GND	HA16 P	ADC CS U - LA09 N	RSTN - LA10 N	GND	N DSL0 - DP4 M2C N
16	HA17 P CC	HA14 N	CSN-PLL - LA11 P	J25.3 Header - LA12 N	HA15 P	HA16 N	GND	GND	P CSLO - DP6 M2C P	GND
17	HA17 N CC	GND	J25.2 Header - LA11 N	GND	HA15 N	GND	ADC MISO - LA13 P	GND	N CSLO - DP6 M2C N	GND
18	GND	HA18 P	GND	PLL LOCK - LA16 P	GND	HA20 P	ADC MOSI - LA13 N	SCLK - LA14 P	GND	P CSL1 - DP5 M2C P
19	HA21 P	HA18 N	C2M LED1 - LA15 P	J25.5 Header - LA16 N	HA19 P	HA20 N	GND	J25.4 Header - LA14 N	GND	N CSL1 - DP5 M2C N
20	HA21 N	GND	C2M LED2 - LA15 N	GND	HA19 N	GND	CLKoutB P - LA17 P CC	GND	GBTCLK1 M2C P	GND
21	GND	HA22 P	GND	CSN - LA20 P	GND	HB03 P	CLKoutB N - LA17 N CC	GND	GBTCLK1 M2C N	GND
22	HA23 P	HA22 N	C2M LED3 - LA19 P	MOSI - LA20 N	HB02 P	HB03 N	GND	LA18 P CC	GND	DP1 C2M P
23	HA23 N	GND	C2M LED4 - LA19 N	GND	HB02 N	GND	LA23 P	LA18 N CC	GND	DP1 C2M N
24	GND	HB01 P	GND	M2C CFG1 - LA22 P	GND	HB05 P	LA23 N	GND	DP9 C2M P	GND
25	HB00 P CC	HB01 N	LA21 P	M2C CFG2 - LA22 N	HB04 P	HB05 N	GND	GND	DP9 C2M N	GND
26	HB00 N CC	GND	LA21 N	GND	HB04 N	GND	LA26 P	LA27 P	GND	DP2 C2M P
27	GND	HB07 P	GND	M2C CFG3 - LA25 P	GND	HB09 P	LA26 N	LA27 N	GND	DP2 C2M N
28	HB06 P CC	HB07 N	LA24 P	M2C CFG4 - LA25 N	HB08 P	HB09 N	GND	GND	DP8 C2M P	GND
29	HB06 N CC	GND	LA24 N	GND	HB08 N	GND	TCK	GND	DP8 C2M N	GND
30	GND	HB11 P	GND	LA29 P	GND	HB13 P	TDI	SCL	GND	DP3 C2M P
31	HB10 P	HB11 N	LA28 P	LA29 N	HB12 P	HB13 N	TDO	SDA	GND	DP3 C2M N
32	HB10 N	GND	LA28 N	GND	HB12 N	GND	3P3VAUX	GND	DP7 C2M P	GND
33	GND	HB15 P	GND	LA31 P	GND	HB19 P	TMS	GND	DP7 C2M N	GND
34	HB14 P	HB15 N	LA30 P	LA31 N	HB16 P	HB19 N	TRST L	GA0	GND	DP4 C2M P
35	HB14 N	GND	LA30 N	GND	HB16 N	GND	GA1	12POV	GND	DP4 C2M N
36	GND	HB18 P	GND	LA33 P	GND	HB21 P	3P3V	GND	DP6 C2M P	GND
37	HB17 P CC	HB18 N	LA32 P	LA33 N	HB20 P	HB21 N	GND	12POV	DP6 C2M N	GND
38	HB17 N CC	GND	LA32 N	GND	HB20 N	GND	3P3V	GND	GND	DP5 C2M P
39	GND	P1V8 - VIO B M2C	GND	VADJ	GND	VADJ	GND	3P3V	GND	DP5 C2M N
40	P1V8 - VIO B M2C	GND	VADJ	GND	VADJ	GND	3P3V	GND	RES0	GND

LA31 P
LA31 N

Grey cells means "not connected" on EV12AQ600-FMC-EVM board

## 5 Power supplies

- FMC connector interface 12P0V not used on EV12AQ600-FMC-EVM board. Connected to PT15 test point.
- FMC connector interface 3P3V not used on EV12AQ600-FMC-EVM board. Connected to PT16 test point.
- FMC connector interface VADJ not used on EV12AQ600-FMC-EVM board. Connected to PT17 test point.
- FMC connector interface 3P3VAUX used to supply the IPMI EEPROM (U26).
- All EV12AQ600-FMC-EVM board is supplied by the 2.5 mm JACK connector (J8) +12 V / 5 A input.